GreenFETTM High Voltage Gate Driver

Features


- 5V ±5% Power supply
- SLG55021 Drain Voltage Range 1.0V to 20V
- Internal Gate Voltage Charge Pump
- Controlled Turn on Delay
- Controlled Load Discharge Rate
- Controlled Turn on Slew Rate
- Stable Slew Rate (±2% typ) over Temperature Range
- TDFN-8 Package
- · Pb-Free / Halogen-Free / RoHS compliant


Applications

- Power Rail Switches
- Hot Plugging Applications
- Soft Switching
- · Personal computers and Servers
- Data Communications Equipment

Block Diagram







SLG55021 For N-MOSFETS with V_{GS} < 20V

D -	4		
Da	tas	sne	et

10-Jul-2018

GreenFETTM High Voltage Gate Driver



Pin Description

Pin #	Pin Name	Туре	Pin Description
VCC	1	Power	Supply Voltage
ON	2	Input	CMOS Logic Level. High True
SHDN#	3	Input	Shut Down# - Low True Signal which immediately turns FET off
GND	4	GND	Ground
D	5	Input	FET Drain Connection
S	6	Input	Source Connection
G	7	Output	FET Gate Drive
PG	8	Output	Output CMOS Open Drain - Power Good, indicates external FET fully on

Overview

The SLG55021 N-Channel FET Gate Driver is used for controlling a delayed turn on and ramping slew rate of the source voltage on N-Channel FET switches from a CMOS logic level input. Intended as a supporting control element for switched voltage rails in energy efficient, advanced power management systems, the SLG55021 also integrates circuits to discharge opened switched voltage rails. The gate driver is available in a variety of configurations supporting a range of turn-on slew rates from 0.80V/ms up to 4V/ms which, depending on load supplying source voltages in the range of 1.0V to 20V results in ramp times from 200µs up to over 20ms (see Application Section). Delays until the ramp begins are source voltage independent and range from 250µs to 5ms. A power good condition is output to indicate that the ramp-up slew of the source voltage is finished. Additionally, an internal discharge circuit provides a controlled path to remove charge from open power rails. The SLG55021 gate drive is packaged in an 8 pin DFN package.

When used with external N-Channel FETs, the SLG55021 supports low transient, energy efficient switching of high current loads at source voltages ranging from 1.0V to 20V.

Ordering Information

Part Number	Ramp Slew Rate (Volts/ms)	Delay Time (ms)	Discharge Resistor (ohms)	Package Type
SLG55021-200010V	2.0	0.15	200	TDFN-8
SLG55021-200010VTR	2.0	0.15	200	TDFN-8 - Tape and Reel (3k units)

Da	ta	sh	eet

GreenFETTM High Voltage Gate Driver

Absolute Maximum Ratings

Parameter	Min.	Max.	Unit
V _D or V _S to GND	-0.3	40.0	V
Voltage at Logic Input pins	-0.3	6.5	V
Current at input pin	-1.0	1.0	mA
Storage temperature range	-65	150	°C
Operating temperature range	-55	125	°C
Junction temperature		150	°C
ESD Human Body Model		2000	V
ESD Machine Model		200	V
Moisture Sensitivity Level		1	

Electrical Characteristics T_A = -10 °C to 75 °C

Conditions Parameter Description Unit Min. Typ. Max. V Supply Voltage 4.75 5.0 5.25 V_{CC} V_G not ramping ---<7 10 μA FĔT = ON Quiescent Current l_q V_G not ramping 0.1 1 μΑ ---FĔT = OFF V_{D} FET Drain Voltage SLG55021 1.0 20 V -- V_{GS} Gate-Source Voltage SLG55021 V 8.0 11.5 13 CG FET Gate Capacitance 500 8000 pF ---Ramp Delay Range 1.5ms Default, 500µs step 0.105 0.15 0.195 T_{DELAY} ms FET Turn on Slew Rate 2.0 T_{SLEW} 1.4 2.6 V/ms Nominal discharge time of ~100ms 100 200 300 Internal Discharge Resistor Ω **I**DISCHARGE 10mA max rate ON, SHDN# V 2.4 5.5 VIH HIGH-level input voltage ___ (200mV Hysteresis) ON, SHDN# 0.4 V VIL LOW-level Input voltage ------(200mV Hysteresis) PG Open Drain 5.5 V VOH HIGH-level output voltage -----Logic LOW level output PG Sink Current 2 3 1 mΑ IOL LOGIC V_{IH} = 3.3V SHDN# <1.0 Ι_ΗΪ -----μA Gate Drive Sink Current 400 ----μA IG OL Gate Drive Source Current 32 --μΑ I_{G OH} I_{D IH} Drain Pin Current V_D = 20V in Standby -----<1.0 μA V_S = 20V μΑ $I_{S_{IH}}$ Source Pin Current Quiesent ------<1.0 Notes: 1. If using an open drain to drive SHDN#; pull up with 10k Ω to V_{CC}

GreenFETTM High Voltage Gate Driver



Application Example

In a typical application, de-asserting ON (low) or asserting the low true Shut Down signal (SHDN#) turns off the external power N-FET. SHDN# is provided as an asynchronous override to the ON signal. When the FET is turned off, the voltage at the load is discharged through a resistor (typically 200 ohms) internal to the SLG55021 with the discharge current limited to a maximum of 10mA. When ON is asserted (high), gate voltage is not applied to the gate of the external power N-FET until after T_{DELAY} then the gate source (Vgs) voltage is ramped up to 11.5V above the source voltage V_S at a slew rate determined by the internal slew rate control element internal to the SLG55021. Monotonic rise of Vs is maintained even as ID increases dramatically after the load device turn on threshold voltage is reached. After the source voltage has ramped up to its maximum steady state value, the Open Drain PG (Power Good) signal is asserted. PG may be used as the ON control of a second SLG55021 thereby providing power on sequence control of a number of switched power rails, or used in a 'wired and' with other PG signals to indicate all switched power rails are in a power good condition.

The devices will not operate if Vcc is below 3.5V.


The waveforms shown illustrate the monotonic rise of the source voltage of a FET as gate voltage is controlled to accommodate for variations in load current as the voltage is applied.





GreenFETTM High Voltage Gate Driver

Package Top Marking System Definition



A - Assembly Code Field: Assembly Location of the device.

DD - Date Code Field: Coded date of manufacture


L – Lot Code: Designates Lot # R – Revision Code: Device Revision





GreenFETTM High Voltage Gate Driver


Package Drawing and Dimensions


8 Lead TDFN Package











	0	DIMENSION	N	DIMENSION			
SYMBOL		(MM)		(MIL)			
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.80	28	30	31	
A1	0.00	0.02	0.05	0	1	2	
A2	0	0.55	0.80	0	22	31	
A3	-	0.20	-	-	8	-	
ь	0.18	0.25	0.30	7	10	12	
D	1.90	2.00	2.10	74	79	83	
D1		-		-			
D2	0.75	0.90	1.05	30	35	41	
Е	1.90	2.00	2.10	75	79	83	
E1	_				-		
E2	1.50	1.65	1.70	53	59	65	
е	0.50 BSC				20 BSC		
L	0.25	0.30	0.35	10	12	14	

NOTE

REFER TO JEDEC STD: MO-229.
DIMENSION "b" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15MM AND 0.30MM FROM THE TERMINAL TIP. IF THE TERMINAL HAS OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION B SHOULD NOT BE MEASURED IN THAT RADIUS AREA.




GreenFETTM High Voltage Gate Driver

Tape and Reel Specifications

Deekogo	#			Units	its Reel &		Leader (min) Trai		Trailer (min)		Part
Package Type	# of Pins	Package Size [mm]	per Reel	per Box	er Box [mm]	Pockets	Length [mm]	Pockets	Length [mm]	Width [mm]	Pitch [mm]
TDFN 8L Green	8	2 x 2 x 0.75	3,000	3,000	178 / 60	100	400	100	400	8	4

Carrier Tape Drawing and Dimensions

Package Type	PocketBTM Length	PocketBTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index Hole to Tape Edge	Index Hole to Pocket Center	Tape Width
	A0	B0	К0	P0	P1	D0	E	F	W
TDFN 8L Green	2.3	2.3	1.05	4	4	1.55	1.75	3.5	8



Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 3.00 mm³ (nominal). More information can be found at www.jedec.org.

Datasheet	Revision 1.04	10-Jul-2018
CFR0011-120-01	Page 7 of 8	© 2018 Dialog Semiconductor

GreenFETTM High Voltage Gate Driver



Revision History

Date	Version	Change
7/10/2018	1.04	Updated style and formatting
7/27/2017	1.03	Added Pb-Free/Halogen Free/RoHS compliance Added MSL
9/26/2016	1.02	Removed TBD values Fixed typos