## An Ultra-low Power, RDS ${ }_{\text {ON }} 18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP <br> Integrated Power Switch with $550 \mu$ s Total Turn-on Time

## General Description

The SLG59M1742C is a high-performance 1 A capable, single-channel integrated power switch designed for high-side power control applications up to 1 A . This feature-rich nFET IPS has been optimized for all small form-factor, single-cell Li-ion applications including smartphone, fitness bands, and watches.
Operating from 2.7 V to 3.6 V supplies, the SLG59M1742C's $R^{\mathrm{ON}}$ is a $18 \mathrm{~m} \Omega$ and exhibits an input voltage range that extends from 0.25 V to 1.5 V . With a typical $550 \mu \mathrm{~s}$ total turn-on time (adjustable via metal mask from $300 \mu \mathrm{~s}$ to 1 ms ), inrush currents at $\mathrm{V}_{\text {IN }}$ are well behaved.

Using Dialog's proprietary MOSFET IP, the SLG59M1742C achieves a stable RDS ${ }_{\mathrm{ON}}$ as a function of both the supply and input voltages. Fully specified over the $-40{ }^{\circ} \mathrm{C}$ to $85{ }^{\circ} \mathrm{C}$ temperature range, this advanced nFET IPS is available in 6-lead WLCSP measuring $0.71 \mathrm{~mm} \times 1.16 \mathrm{~mm} \times 0.5 \mathrm{~mm}$ with 0.35 mm pitch.

## Features

- High-performance nFET Design:
- Low Typical RDS ${ }_{\mathrm{ON}}: 18 \mathrm{~m} \Omega$
- Steady-state Operating Current: 1 A
- Very Low Supply current after startup: < $1 \mu \mathrm{~A}$
- Operating $\mathrm{V}_{\mathrm{DD}}$ Range: $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$
- Operating $\mathrm{V}_{\mathrm{IN}}$ Range: $0.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 1.5 \mathrm{~V}$
- Typical total turn on time: $550 \mu \mathrm{~s}$
- Fast $\mathrm{V}_{\text {Out }}$ Discharge
- ON/OFF Control: Active HIGH
- Operating Temperature: $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
- Pb-Free / Halogen-Free / RoHS compliant WLCSP - 6 lead $0.71 \mathrm{~mm} \times 1.16 \mathrm{~mm}, 0.35 \mathrm{~mm}$ pitch


## Pin Configuration



## Applications

- Smartphones
- Fitness Bands
- Watches
- Tablet PCs


## Block Diagram



An Ultra-low Power, RDS ON $18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP
Integrated Power Switch with $550 \mu$ s Total Turn-on Time
Pin Description

| Pin \# | Pin Name | Type | Pin Description |
| :---: | :---: | :---: | :---: |
| B2 | VDD | Power | VDD supplies the power for the operation of the power switch and the internal control circuitry. Bypass the VDD pin to GND with a $0.1 \mu \mathrm{~F}$ (or larger) capacitor. |
| A2 | VIN | MOSFET | Drain terminal connection of the n-channel MOSFET. Connect a $1 \mu \mathrm{~F}$ (or larger) low-ESR capacitor from this pin to ground. |
| A1, B1 | VOUT | MOSFET | Source terminal connections of the n-channel MOSFET. Connect a low-ESR capacitor from this pin to ground and consult the Electrical Characteristics table for recommended CLOAD range. |
| C2 | ON | Input | A low-to-high transition on this pin initiates the operation of the SLG59M1742C's state machine. ON is an asserted HIGH, level-sensitive CMOS input with ON_V $\mathrm{V}_{\text {IL }}<0.3 \mathrm{~V}$ and $\mathrm{ON}, \mathrm{V}_{\mathrm{IH}}>0.85 \mathrm{~V}$. As the ON pin input circuit has an internal $8 \mathrm{M} \Omega$ pull-down, connect this pin to a general-purpose output (GPO) of a microcontroller, an application processor, or a system controller. |
| C1 | GND | VOUT | Ground connection. Connect this pin to system analog or power ground plane. |

## Ordering Information

| Part Number | Type | Production Flow |
| :---: | :---: | :---: |
| SLG59M1742C | WLCSP 6L | Industrial, $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| SLG59M1742CTR | WLCSP 6L (Tape and Reel) | Industrial, $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

## An Ultra-low Power, RDS $18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP Integrated Power Switch with $550 \mu$ s Total Turn-on Time

## Absolute Maximum Ratings

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ to GND | Power Supply Voltage to GND |  | -0.3 | -- | 5 | V |
| $\mathrm{V}_{\text {IN }}$ to GND | Power Switch Input Voltage to GND |  | -0.3 | -- | 5 | V |
| $\mathrm{V}_{\text {OUT }}$ to GND | Power Switch Output Voltage to GND |  | -0.3 | -- | 5 | V |
| ON to GND | ON Pin Voltage to GND |  | -0.3 | -- | 5 | V |
| $\mathrm{T}_{\mathrm{S}}$ | Storage Temperature |  | -65 | -- | 150 | ${ }^{\circ} \mathrm{C}$ |
| $E S D_{\text {HBM }}$ | ESD Protection | Human Body Model | 3000 | -- | -- | V |
| ESD ${ }_{\text {CDM }}$ | ESD Protection | Charged Device Model | 1300 | -- | -- | V |
| MSL | Moisture Sensitivity Level |  | 1 |  |  |  |
| $\theta_{\text {JA }}$ | Package Thermal Resistance, Junction-to-Ambient | $0.71 \times 1.16 \mathrm{~mm}$ 6L WLCSP; Determined using $0.25 \mathrm{in}^{2}$, 1 oz .copper pads under each VIN and VOUT terminal and FR4 pcb material. | -- | 88 | -- | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{J, \mathrm{MAX}}$ | Maximum Junction Temperature |  | -- | 150 | -- | ${ }^{\circ} \mathrm{C}$ |
| MOSFET IDS ${ }_{\text {PK }}$ | Peak Current from VIN to VOUT | Maximum pulsed switch current, pulse width < $1 \mathrm{~ms}, 1 \%$ duty cycle | -- | -- | 1.5 | A |

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Electrical Characteristics

$2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V} ; 0.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 1.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Power Supply Voltage |  | 2.7 | -- | 3.6 | V |
| $\mathrm{V}_{\text {IN }}$ | Power Switch Input Voltage |  | 0.25 | -- | 1.5 | V |
| $\mathrm{I}_{\mathrm{DD} \text { _Q1 }}$ | $V_{D D}$ Quiescent Supply Current during startup | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V} ; \mathrm{ON}=\mathrm{V}_{\mathrm{DD}}$; No Load | -- | 61.5 | 82.5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V} ; \mathrm{ON}=1.8 \mathrm{~V}$; No Load | -- | 61.5 | 82.5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$; ON = $\mathrm{V}_{\mathrm{DD}}$; No Load | -- | 61.7 | 83.6 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$; $\mathrm{ON}=1.8 \mathrm{~V}$; No Load | -- | 61.7 | 83.6 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$; $\mathrm{ON}=\mathrm{V}_{\mathrm{DD}}$; No Load | -- | 61.8 | 84.2 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$; ON $=1.8 \mathrm{~V}$; No Load | -- | 61.8 | 84.2 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$; $\mathrm{ON}=\mathrm{V}_{\mathrm{DD}}$; No Load | -- | 61.8 | 84.2 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$; ON $=1.8 \mathrm{~V}$; No Load | -- | 61.8 | 84.2 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{DD} \text { _Q2 }}$ | $V_{D D}$ Quiescent Supply Current after startup / Power FET fully turned on | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$; $\mathrm{ON}=\mathrm{V}_{\mathrm{DD}}$ after startup; No Load | -- | -- | 0.5 | $\mu \mathrm{A}$ |
| ISHDN | OFF Mode Supply Current | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V} ; \mathrm{ON}=\mathrm{LOW} ;$ <br> No Load | -- | -- | 0.33 | $\mu \mathrm{A}$ |
| MOSFET IDS | Current from VIN to VOUT | Continuous | -- | -- | 1 | A |

## An Ultra-low Power, RDS $18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP Integrated Power Switch with $550 \mu$ s Total Turn-on Time

## Electrical Characteristics (continued)

$2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V} ; 0.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 1.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{RDS}_{\text {ON }}$ | ON Resistance | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{IN}}=1.5 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{DS}}=0.1 \mathrm{~A} \end{aligned}$ | -- | 18 | 20 | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{IN}}=1.5 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{DS}}=0.1 \mathrm{~A} \end{aligned}$ | -- | 21 | 24 | $\mathrm{m} \Omega$ |
| $\mathrm{I}_{\text {FET_OFF }}$ | MOSFET OFF Leakage Current | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{IN}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0 \mathrm{~V} ; \\ & \mathrm{ON}=\text { LOW } \end{aligned}$ | -- | 0.01 | 1 | $\mu \mathrm{A}$ |
| Ton_Delay | ON Delay Time | $50 \%$ ON to $10 \% V_{\text {OUT }} \uparrow$; <br> $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V} ; \mathrm{V}_{\text {IN }}=1.5 \mathrm{~V}$; <br> $R_{\text {LOAD }}=1 \mathrm{k} \Omega ; \mathrm{C}_{\text {LOAD }}=10 \mu \mathrm{~F}$ | -- | 0.27 | 0.36 | ms |
|  |  | $50 \%$ ON to $10 \% \mathrm{~V}_{\text {OUT }} \uparrow$; $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V} ; \mathrm{V}_{\text {IN }}=1.5 \mathrm{~V}$; <br> $R_{\text {LOAD }}=1 \mathrm{k} \Omega ; \mathrm{C}_{\text {LOAD }}=10 \mu \mathrm{~F}$ | -- | 0.27 | 0.36 | ms |
| $\mathrm{V}_{\text {OUT(SR) }}$ | Slew Rate | $10 \% \mathrm{~V}_{\text {OUT }}$ to $90 \% \mathrm{~V}_{\text {OUT }} \uparrow$; <br> $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V} ; \mathrm{V}_{\text {IN }}=1.5 \mathrm{~V}$; <br> $R_{\text {LOAD }}=1 \mathrm{k} \Omega ; C_{\text {LOAD }}=10 \mu \mathrm{~F}$ | 3.2 | 4.3 | 5.5 | V/ms |
|  |  | $10 \% \mathrm{~V}_{\text {OUT }}$ to $90 \% \mathrm{~V}_{\text {OUT }} \uparrow$; <br> $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V} ; \mathrm{V}_{\text {IN }}=1.5 \mathrm{~V}$; <br> $R_{\text {LOAD }}=1 \mathrm{k} \Omega ; C_{\text {LOAD }}=10 \mu \mathrm{~F}$ | 3.2 | 4.3 | 5.5 | V/ms |
| $\mathrm{T}_{\text {Total_ON }}$ | Total Turn On Time | $50 \% \text { ON to } 90 \% \mathrm{~V}_{\text {OUT }} \uparrow$ $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V} ; \mathrm{V}_{I N}=1.5 \mathrm{~V}$ <br> $R_{\text {LOAD }}=1 \mathrm{k} \Omega ; \mathrm{C}_{\text {LOAD }}=10 \mu \mathrm{~F}$ | 0.45 | 0.55 | 0.65 | ms |
|  |  | $50 \%$ ON to $90 \% \mathrm{~V}_{\text {OUT }} \uparrow$; $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{IN}}=1.5 \mathrm{~V} \text {; }$ <br> $R_{\text {LOAD }}=1 \mathrm{k} \Omega ; \mathrm{C}_{\text {LOAD }}=10 \mu \mathrm{~F}$ | 0.45 | 0.55 | 0.65 | ms |
| TofF_Delay | OFF Delay Time | $50 \%$ ON to $V_{\text {OUT }}$ Fall Start; $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V} ; \mathrm{V}_{\text {IN }}=1.5 \mathrm{~V}$; <br> $R_{\text {LOAD }}=1 \mathrm{k} \Omega$; no $\mathrm{C}_{\text {LOAD }}$ | -- | 2.8 | 5 | $\mu \mathrm{s}$ |
|  |  | $\begin{aligned} & 50 \% \text { ON to } \mathrm{V}_{\text {OUT }} \text { Fall Start; } \\ & \mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{IN}}=1.5 \mathrm{~V} ; \\ & \mathrm{R}_{\text {LOAD }}=1 \mathrm{k} \mathrm{\Omega} ; \text { no } \mathrm{C}_{\text {LOAD }} \end{aligned}$ | -- | 6.3 | 8 | $\mu \mathrm{s}$ |
| $\mathrm{C}_{\text {LOAD }}$ | Output Load Capacitance | $\mathrm{C}_{\text {LOAD }}$ connected from VOUT to GND | -- | 10 | 30 | $\mu \mathrm{F}$ |
| $\mathrm{R}_{\text {DISCHRG }}$ | Output Discharge Resistance | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$; $\mathrm{V}_{\text {OUT }}<0.4 \mathrm{~V}$ | -- | 160 | 210 | $\Omega$ |
| ON_V ${ }_{\text {IH }}$ | ON Pin Input High Voltage |  | 0.85 | -- | $\mathrm{V}_{\mathrm{DD}}$ | V |
| ON_V ${ }_{\text {IL }}$ | ON Pin Input Low Voltage |  | -0.3 | 0 | 0.3 | V |

An Ultra-low Power, RDS ON $18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP
Integrated Power Switch with $550 \mu \mathrm{~s}$ Total Turn-on Time
$\mathrm{T}_{\text {Total_ON }}, \mathrm{T}_{\text {ON_Delay }}$ and Slew Rate Measurement

*Rise and Fall Times of the ON Signal are 100 ns

An Ultra-low Power, RDS $18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP
Integrated Power Switch with $550 \mu \mathrm{~s}$ Total Turn-on Time
Typical Performance Characteristics
RDS $_{\mathrm{ON}}$ vs. Temperature, $\mathrm{V}_{\mathrm{IN}}$, and $\mathrm{V}_{\mathrm{DD}}$


RDS ${ }_{O N}$ vs. $\mathrm{V}_{\text {IN }}$, and $\mathrm{V}_{\mathrm{DD}}$


An Ultra-low Power, RDS $18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP
Integrated Power Switch with $550 \mu \mathrm{~s}$ Total Turn-on Time
$\mathrm{I}_{\text {SHDN }}$ vs. $\mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{DD}}$, and Temperature


An Ultra-low Power, RDS ON $18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP
Integrated Power Switch with $550 \mu \mathrm{~s}$ Total Turn-on Time
$\mathrm{I}_{\mathrm{DD} \_\mathrm{Q} 2}$ when $\mathrm{ON}=1.8 \mathrm{~V}$ vs. $\mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{DD}}$, and Temperature


An Ultra-low Power, RDS ON $18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP
Integrated Power Switch with $550 \mu \mathrm{~s}$ Total Turn-on Time
$I_{D D \_Q 2}$ when $O N=V_{D D}$ vs. $\mathrm{V}_{I N}, V_{D D}$, and Temperature


An Ultra-low Power, RDS ON $18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP
Integrated Power Switch with $550 \mu$ s Total Turn-on Time

## Typical Turn-on Waveforms



Figure 1. Typical Turn ON operation waveform for $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.25 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=10 \boldsymbol{\mu}, \mathrm{R}_{\mathrm{LOAD}}=1 \mathrm{k} \Omega$


Figure 2. Typical Turn $O N$ operation waveform for $V_{D D}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=1 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{LOAD}}=1 \mathrm{k} \Omega$

An Ultra-low Power, RDS ON $18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP
Integrated Power Switch with $550 \mu \mathrm{~s}$ Total Turn-on Time


Figure 3. Typical Turn ON operation waveform for $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{LOAD}}=1 \mathrm{k} \Omega$


Figure 4. Typical Turn ON operation waveform for $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.25 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{LOAD}}=1 \mathrm{k} \Omega$

An Ultra-low Power, RDS ON $18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP
Integrated Power Switch with $550 \mu \mathrm{~s}$ Total Turn-on Time


Figure 5. Typical Turn ON operation waveform for $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=1 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{LOAD}}=1 \mathrm{k} \Omega$


Figure 6. Typical Turn ON operation waveform for $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{LOAD}}=1 \mathrm{k} \Omega$

An Ultra-low Power, RDS ON $18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP
Integrated Power Switch with $550 \mu \mathrm{~s}$ Total Turn-on Time


Figure 7. Typical Turn ON operation waveform for $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.25 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{LOAD}}=1 \mathrm{k} \Omega$


Figure 8. Typical Turn ON operation waveform for $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=1 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{LOAD}}=1 \mathrm{k} \Omega$

An Ultra-low Power, RDS $18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP
Integrated Power Switch with $550 \mu$ s Total Turn-on Time


Figure 9. Typical Turn ON operation waveform for $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{LOAD}}=1 \mathrm{k} \Omega$ Typical Turn-off Waveforms


Figure 10. Typical Turn OFF operation waveform for $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.25 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{LOAD}}=1 \mathrm{k} \Omega$

An Ultra-low Power, RDS ON $18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP
Integrated Power Switch with $550 \mu \mathrm{~s}$ Total Turn-on Time


Figure 11. Typical Turn OFF operation waveform for $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.25 \mathrm{~V}$, no $\mathrm{C}_{\mathrm{LOAD}}, \mathrm{R}_{\mathrm{LOAD}}=1 \mathrm{k} \Omega$


Figure 12. Typical Turn OFF operation waveform for $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=1 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{LOAD}}=1 \mathrm{k} \Omega$

An Ultra-low Power, RDS ON $18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP
Integrated Power Switch with $550 \mu \mathrm{~s}$ Total Turn-on Time


Figure 13. Typical Turn OFF operation waveform for $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=1 \mathrm{~V}$, no $\mathrm{C}_{\text {LOAD }}, R_{\text {LOAD }}=1 \mathrm{k} \Omega$


Figure 14. Typical Turn OFF operation waveform for $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{LOAD}}=1 \mathrm{k} \Omega$

An Ultra-low Power, RDS ON $18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP
Integrated Power Switch with $550 \mu \mathrm{~s}$ Total Turn-on Time


Figure 15. Typical Turn OFF operation waveform for $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=1.5 \mathrm{~V}$, no $\mathrm{C}_{\mathrm{LOAD}}, \mathrm{R}_{\text {LOAD }}=1 \mathrm{k} \Omega$


Figure 16. Typical Turn OFF operation waveform for $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.25 \mathrm{~V}, \mathrm{C}_{\text {LOAD }}=10 \mu \mathrm{~F}, \mathrm{R}_{\text {LOAD }}=1 \mathrm{k} \Omega$

An Ultra-low Power, RDS ON $18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP
Integrated Power Switch with $550 \mu \mathrm{~s}$ Total Turn-on Time


Figure 17. Typical Turn OFF operation waveform for $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.25 \mathrm{~V}$, no $\mathrm{C}_{\text {LOAD }}, R_{\text {LOAD }}=1 \mathrm{k} \Omega$


Figure 18. Typical Turn OFF operation waveform for $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=1 \mathrm{~V}, \mathrm{C}_{\text {LOAD }}=10 \mu \mathrm{~F}, \mathrm{R}_{\text {LOAD }}=1 \mathrm{k} \Omega$

An Ultra-low Power, RDS ON $18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP
Integrated Power Switch with $550 \mu \mathrm{~s}$ Total Turn-on Time


Figure 19. Typical Turn OFF operation waveform for $V_{D D}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=1 \mathrm{~V}$, no $\mathrm{C}_{\mathrm{LOAD}}, \mathrm{R}_{\mathrm{LOAD}}=1 \mathrm{k} \Omega$


Figure 20. Typical Turn OFF operation waveform for $V_{D D}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{LOAD}}=1 \mathrm{k} \Omega$

An Ultra-low Power, RDS ON $18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP
Integrated Power Switch with $550 \mu \mathrm{~s}$ Total Turn-on Time


Figure 21. Typical Turn OFF operation waveform for $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=1.5 \mathrm{~V}$, no $\mathrm{C}_{\text {LOAD }}, R_{\text {LOAD }}=1 \mathrm{k} \Omega$


Figure 22. Typical Turn OFF operation waveform for $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.25 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{LOAD}}=1 \mathrm{k} \Omega$

An Ultra-low Power, RDS ON $18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP
Integrated Power Switch with $550 \mu \mathrm{~s}$ Total Turn-on Time


Figure 23. Typical Turn OFF operation waveform for $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.25 \mathrm{~V}$, no $\mathrm{C}_{\mathrm{LOAD}}, \mathrm{R}_{\mathrm{LOAD}}=1 \mathrm{k} \Omega$


Figure 24. Typical Turn OFF operation waveform for $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=1 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{LOAD}}=1 \mathrm{k} \Omega$

An Ultra-low Power, RDS ON $18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP
Integrated Power Switch with $550 \mu \mathrm{~s}$ Total Turn-on Time


Figure 25. Typical Turn OFF operation waveform for $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=1 \mathrm{~V}$, no $\mathrm{C}_{\text {LOAD }}, \mathrm{R}_{\mathrm{LOAD}}=1 \mathrm{k} \Omega$


Figure 26. Typical Turn OFF operation waveform for $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{LOAD}}=1 \mathrm{k} \Omega$

An Ultra-low Power, RDS $18 \mathrm{~m} \Omega, 1$ A, $0.82 \mathrm{~mm}^{2}$ WLCSP
Integrated Power Switch with $550 \mu$ s Total Turn-on Time


Figure 27. Typical Turn OFF operation waveform for $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=1.5 \mathrm{~V}$, no $\mathrm{C}_{\mathrm{LOAD}}, \mathrm{R}_{\mathrm{LOAD}}=1 \mathrm{k} \Omega$

An Ultra-low Power, RDS ${ }_{\text {on }} 18 \mathrm{~m} \Omega, 1$ A, $0.82 \mathrm{~mm}^{2}$ WLCSP Integrated Power Switch with $550 \mu$ s Total Turn-on Time

## Applications Information

## SLG59M1742C Power-Up/Power-Down Sequence Considerations

During $\mathrm{V}_{\mathrm{DD}}$ power-up operation, SLG59M1742Cs internal circuitry is activated once $\mathrm{V}_{\mathrm{DD}}$ crosses 1 V , but the switch will not be turned on if $O N=0$. Once $V_{D D}$ has reached $90 \%$ of its steady-state value (and within SLG59M1742C's nominal supply voltage range of 2.7 V to 3.6 V ), the ON pin can then be toggled LOW -to-HIGH to close the switch.

A nominal power-up sequence is to apply $\mathrm{V}_{\mathrm{DD}}$ first, followed by $\mathrm{V}_{\mathrm{IN}}$ only after $\mathrm{V}_{\mathrm{DD}}$ is $>2.7 \mathrm{~V}$, and finally toggling the ON pin LOW-to-HIGH after $\mathrm{V}_{\text {IN }}$ is at least $90 \%$ of its final value.

A nominal power-down sequence is the power-up sequence in reverse order.
If $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathbb{I N}}$ are applied at the same time, a voltage glitch may appear on the output pin at $\mathrm{V}_{\mathrm{OUT}}$. To prevent glitches at the output, it is recommended to connect at least $1 \mu \mathrm{~F}$ capacitor from the $\mathrm{V}_{\text {OUT }}$ pin to $G N D$ and to keep the $\mathrm{V}_{\text {DD }} \& \mathrm{~V}_{\text {IN }}$ ramp times higher than 2 ms .

As illustrated in the typical performance transient scope captures, the $\mathrm{V}_{\mathrm{OUT}}$ output follows a linear ramp when the power switch is turned on.

If ON and VDD are tied together and powered up, the IPS can be turned on, but the behavior may differ from datasheet specifications.

## Power Dissipation

The junction temperature of the SLG59M1742C depends on different factors such as board layout, ambient temperature, and other environmental factors. The primary contributor to the increase in the junction temperature of the SLG59M1742C is the power dissipation of its power MOSFET. Its power dissipation and the junction temperature in nominal operating mode can be calculated using the following equations:

$$
\mathrm{P}_{\mathrm{D}}=\mathrm{RDS}_{\mathrm{ON}} \times \mathrm{I}_{\mathrm{DS}}{ }^{2}+\mathrm{V}_{\mathrm{DD}} \times \mathrm{I}_{\mathrm{DD} \_Q 2}
$$

where:
$\mathrm{P}_{\mathrm{D}}=$ Power dissipation, in Watts (W)
RDS $_{\text {ON }}=$ Power MOSFET ON resistance, in Ohms ( $\Omega$ )
$\mathrm{I}_{\mathrm{DS}}=$ Output current, in Amps (A)
$\mathrm{V}_{\mathrm{DD}}=$ Applied Supply Voltage, in Volts (V)
$I_{D D \_Q 2}=I C$ 's Supply Current, in Amps (A)
and

$$
T_{J}=P_{D} \times \theta_{J A}+T_{A}
$$

where:
$\mathrm{T}_{\mathrm{J}}=$ Junction temperature, in Celsius degrees ( ${ }^{\circ} \mathrm{C}$ )
$\theta_{\mathrm{JA}}=$ Package thermal resistance, in Celsius degrees per Watt ( ${ }^{\circ} \mathrm{C} / \mathrm{W}$ )
$\mathrm{T}_{\mathrm{A}}=$ Ambient temperature, in Celsius degrees ( ${ }^{\circ} \mathrm{C}$ )

An Ultra-low Power, RDS ${ }_{\text {on }} 18 \mathrm{~m} \Omega, 1$ A, $0.82 \mathrm{~mm}^{2}$ WLCSP
Integrated Power Switch with $550 \mu$ s Total Turn-on Time

## Package Top Marking System Definition



NNN - Serial Number Code Field ${ }^{1}$

Note 1: Each character in code field can be alphanumeric A-Z and 0-9

An Ultra-low Power, RDS ON $18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP
Integrated Power Switch with $550 \mu \mathrm{~s}$ Total Turn-on Time
Package Drawing and Dimensions
6 Pin WLCSP Green Package $0.71 \times 1.16 \mathrm{~mm}$

## Laser Marking View

## Bump View



| UNIT: mm |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Min. | Nom. | Max. | Symbol | Min. | Nom. | Max. |
| A | 0.390 | 0.445 | 0.500 | D | 1.130 | 1.160 | 1.190 |
| A1 | 0.125 | 0.150 | 0.175 | E | 0.680 | 0.710 | 0.740 |
| A2 | 0.245 | 0.270 | 0.295 | e |  | 0.35 BSC |  |
| A3 | 0.020 | 0.025 | 0.030 | D1 |  | 0.70 BSC |  |
| b | 0.195 | 0.220 | 0.245 | SD |  | 0.055 BSC |  |
| N |  | 6 (bump) | SE |  | 0.175 BSC |  |  |

An Ultra-low Power, RDS ON $18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP
Integrated Power Switch with $550 \mu \mathrm{~s}$ Total Turn-on Time
SLG59M1742C 6 Pin WLCSP PCB Landing Pattern

|  | Exposed Bump |
| :--- | :--- |
| (Laser marking view) |  |




Non-solder mask defined


Solder mask defined

## Solder mask detail (not to scale)

## Unit: um

## An Ultra-low Power, RDS ON $18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP

## Integrated Power Switch with 550 us Total Turn-on Time

## Recommended Reflow Soldering Profile

For successful reflow of the SLG59M1742C a recommended thermal profile is illustrated below:


Note: This reflow profile is for classification/preconditioning and are not meant to specify board assembly profile. Actual board assembly profiles should be developed based on specific process needs and board designs and should not exceed parameters depicted on figure above.

Please see more information on IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of $0.352 \mathrm{~mm}^{3}$ (nominal).

An Ultra-low Power, RDS $18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP
Integrated Power Switch with $550 \mu$ s Total Turn-on Time
Tape and Reel Specifications

| Package Type | \# of Pins | Nominal Package Size [mm] | Max Units |  | Reel \& Hub Size [mm] | Leader (min) |  | Trailer (min) |  | Tape <br> Width [mm] | Part <br> Pitch <br> [mm] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | per Reel | per Box |  | Pockets | Length [mm] | Pockets | Length [mm] |  |  |
| $\begin{gathered} \text { WLCSP 6L } \\ 0.71 \times 1.16 \\ \text { mm } 0.35 P \\ \text { Green } \end{gathered}$ | 6 | $0.71 \times 1.16$ | 3000 | 3000 | 178/60 | 100 | 400 | 100 | 400 | 8 | 4 |

## Carrier Tape Drawing and Dimensions

| Package Type | PocketBTM <br> Length | PocketBTM Width | Pocket Depth | Index Hole Pitch | Pocket Pitch | Index Hole Diameter | Index Hole to Tape Edge | Index Hole to Pocket Center | Tape Width |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A0 | B0 | KO | P0 | P1 | D0 | E | F | W |
| WLCSP 6L $0.71 \times 1.16$ mm 0.35P Green | 0.77 | 1.22 | 0.53 | 4 | 4 | 1.5 | 1.75 | 3.5 | 0.2 |



Refer to EIA-481 specification

An Ultra-low Power, RDS $18 \mathrm{~m} \Omega, 1 \mathrm{~A}, 0.82 \mathrm{~mm}^{2}$ WLCSP Integrated Power Switch with $550 \mu$ s Total Turn-on Time

Revision History

| Date | Version | Change |
| :---: | :---: | :--- |
| $5 / 30 / 2018$ | 1.00 | Production Release |

