

An Ultra-small 1.4 mm², 18 m Ω , 2.0 A Integrated Power Switch

General Description

The SLG59M1721V is a high performance 18 m Ω , 2.0 A single-channel nFET integrated power switch which can operate with a 2.5 V to 3.6 V V_{DD} supply to switch power rails from as low as 0.85 V up to the supply voltage. The SLG59M1721V incorporates two-level overload current protection, thermal shutdown protection, and in-rush current control which can easily be adjusted by a small external capacitor.


Using a proprietary MOSFET design, the SLG59M1721V achieves a stable 18 m Ω RDSON across a wide input voltage range and over temperature. In addition, the SLG59M1721V's package also exhibits low thermal resistance for high-current operation using Silego's proprietary CuFET technology.

Fully specified over the -40 $^{\circ}$ C to 85 $^{\circ}$ C temperature range, the SLG59M1721V is packaged in a space-efficient, low thermal resistance, RoHS-compliant 1.0 mm x 1.4 mm STDFN package.

Features

- Low RDS_{ON} nFET: $18 \text{ m}\Omega$
- · Steady-state Operating Current: Up to 2.0 A
- Supply Voltage: 2.5 V ≤ V_{DD} ≤ 3.6 V
- Wide Input Voltage Range: 0.85 V ≤ V_D ≤ V_{DD}
- Capacitor-programmable Start-up and Inrush Current Control
- · Two-stage Overcurrent Protection:
 - · Fixed 2.6 A Active Current Limit
 - · Fixed 0.5 A Short-circuit Current Limit
- · Thermal Shutdown Protection
- Operating Temperature: -40 °C to 85 °C
- Low θ_{JA} , 6-pin 1.0 mm x 1.4 mm STDFN Packaging
 - Pb-Free / Halogen-Free / RoHS compliant


Pin Configuration



Applications

- · GPS Devices
- Notebook & Tablet PCs
- Smartphones
- · Portable Consumer Electronics
- · Portable Bar-Code Scanners
- · Portable POS Terminals

Block Diagram





Pin Description

Pin #	Pin Name	Туре	Pin Description
1	VDD	Power	With an internal 1.9V UVLO threshold, VDD supplies the power for the operation of the power switch and internal control circuitry. Bypass the VDD pin to GND with a $0.1\mu F$ (or larger) capacitor.
2	ON	Input	A low-to-high transition on this pin initiates the operation of the SLG59M1721V's state machine. ON is an asserted HIGH, level-sensitive CMOS input with V $_{\rm IL}$ <0.3 V and V $_{\rm IH}$ >0.85V. While there is an internal pull-down circuit to GND (~4M Ω), connect this pin directly to a general-purpose output (GPO) of a microcontroller, an application processor, or a system controller – do not allow this pin to be open-circuited.
3	VD	MOSFET	Drain terminal connection of the n-channel FET. Connect a 10-µF (or larger) low-ESR capacitor from this pin to ground. Capacitors used at VD should be rated at 10 V or higher.
4	VS	MOSFET	Source terminal connection of the n-channel FET. Connect a 10 μ F (or larger) low-ESR capacitor from this pin to ground. Capacitors used at VS should be rated at 10 V or higher.
5	CAP	Output	A low-ESR, stable dielectric, ceramic surface-mount capacitor connected from CAP pin to GND sets the VS slew rate and overall turn-on time of the SLG59M1721V. For best performance, the range for CAP values are 1 nF \leq CAP \leq 22 nF. Capacitors used at CAP should be rated at 10 V or higher.
6	GND	GND	Ground connection. Connect this pin to system analog or power ground plane.

Ordering Information

Part Number	Туре	Production Flow
SLG59M1721V	STDFN 6L	Industrial, -40 °C to 85 °C
SLG59M1721VTR	STDFN 6L (Tape and Reel)	Industrial, -40 °C to 85 °C

000-0059M1721-100 Page 2 of 12



Absolute Maximum Ratings

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V _{DD}	Power Supply				4.5	V
T _S	Storage Temperature		-65		150	°C
ESD _{HBM}	ESD Protection	Human Body Model	2000			V
ESD _{CDM}	ESD Protection	Charged Device Model	1000			V
MSL	Moisture Sensitivity Level			•	1	
θ_{JA}	Thermal Resistance	1.0 x 1.4 mm 6L STDFN; Determined using 1 in ² , 1 oz. copper pads under VD and VS terminals and FR4 pcb material		72		°C/W
W _{DIS}	Package Power Dissipation				0.4	W
MOSFET IDS _{PK}	Peak Current from Drain to Source	Maximum pulsed switch current, pulse width < 1ms, 1% duty cycle	-		3	Α

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Electrical Characteristics

 T_A = -40 °C to 85 °C (unless otherwise stated)

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V_{DD}	Power Supply Voltage	-40 °C to 85 °C	2.5		3.6	V
	Davier Supply Correct (DIN 4)	when OFF		-	1	μΑ
I_{DD}	Power Supply Current (PIN 1)	when ON, No load		85	100	μΑ
DDC	Static Drain to Source	T _A 25°C @ 100 mA		18	21	mΩ
RDS _{ON}	ON Resistance	T _A 85°C @ 100 mA		20	24	mΩ
IDS	Operating Current	V _D = 1.0 V to 3.6 V		-	2.0	Α
I _{FET_OFF}	MOSFET OFF Leakage Current	$V_D = 3.3 \text{ V}, V_S = 0 \text{ V}; ON = LOW$		-	1	μΑ
V _D	Drain Voltage		0.85	-	V_{DD}	V
T _{ON_Delay}	DN pin Delay Time 50% ON to Ramp Begin, $R_{LOAD} = 100 \Omega$, no C_{LOAD}			450	650	μs
T _{Total_ON}		50% ON to 90% V _S	Co	onfigurable	e ¹	ms
	Total Turn On Time	Example: CAP (PIN 5) = 4 nF, $V_{DD} = V_{D} = 3.3 \text{ V},$ $R_{LOAD} = 100 \Omega, C_{LOAD} = 10 \mu\text{F}$		1.4	1.7	ms
		10% V _S to 90% V _S	Co	onfigurable	e ¹	V/ms
T _{SLEWRATE}	Slew Rate	Example: CAP (PIN 5) = 4 nF, $V_{DD} = V_D = 3.3 \text{ V},$ $R_{LOAD} = 100 \Omega, C_{LOAD} = 10 \mu\text{F}$	2.5	3.0	3.5	V/ms
T _{OFF_Delay}	OFF Delay Time	50% ON to V_S Fall, $V_{DD} = V_D = 3.3 \text{ V},$ $R_{LOAD} = 100 \Omega$, no C_{LOAD}		3.2		μs
T _{FALL}	V _S Fall Time	90% V_S to 10% V_S , $V_{DD} = V_D = 3.3 \text{ V}$, $R_{LOAD} = 100 \Omega$, no C_{LOAD}		0.5		μs
C _{LOAD}	Output Load Capacitance	C _{LOAD} connected from V _S to GND	10	22	100	μF
ON_V _{IH}	High Input Voltage on ON pin		0.85		V_{DD}	V

000-0059M1721-100 Page 3 of 12




Electrical Characteristics (continued)

 $T_A = -40 \, ^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$ (unless otherwise stated)

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
ON_V _{IL}	Low Input Voltage on ON pin		-0.3	0	0.3	V
1	Active Current Limit	MOSFET will automatically limit current when $V_{\rm S}$ > 250 mV	2.1	2.6	3.1	Α
ILIMIT	Short Circuit Current Limit	MOSFET will automatically limit current when $V_{\rm S}$ < 250 mV		0.5		Α
THERMON	Thermal shutoff turn-on temperature			135		°C
THERM _{OFF}	Thermal shutoff turn-off temperature			105		°C
THERM _{TIME}	Thermal shutoff time				1	ms
Notes:						

Notes:

$T_{Total_ON}, T_{ON_Delay}$ and Slew Rate Measurement




000-0059M1721-100 Page 4 of 12

^{1.} Refer to table for configuration details.




Typical Performance Characteristics

$\ensuremath{\mathsf{RDS_{ON}}}$ vs. $\ensuremath{\mathsf{V_{DD}}},$ and Temperature



$\rm RDS_{ON}$ vs. $\rm V_{D}$ and $\rm V_{DD}$




000-0059M1721-100 Page 5 of 12






 T_{SLEW} vs. CAP, V_D , V_{DD} , and Temperature



 $\mathbf{T}_{\text{Total_ON}}$ vs. CAP, $\mathbf{V}_{\text{D}},\,\mathbf{V}_{\text{DD}},$ and Temperature



000-0059M1721-100 Page 6 of 12



SLG59M1721V Power-Up/Power-Down Sequence Considerations

A nominal power-up sequence is to apply V_{DD} first, followed by V_{D} only after V_{DD} is > 1.9 V, and finally toggling the ON pin LOW-to-HIGH after V_{D} is at least 90% of its final value.

A nominal power-down sequence is the power-up sequence in reverse order. It is important that the SLG59M1721V's ON pin is toggled HIGH only after V_{DD} and V_{D} have reached their steady-state values; otherwise, the power switch will spend an undesirable amount of time in high-resistance mode while powering up, heating up, and possibly reaching its thermal shutdown before ever fully turning on.

If V_{DD} and V_{D} are applied at the same time, a voltage glitch may appear on the output pin at V_{S} . To prevent glitches at the output, it is recommended to connect a 10 μ F capacitor from the V_{S} pin to GND and to keep the V_{DD} & V_{D} ramp times less than 2 ms.

The V_S output follows a linear ramp when the power switch is turned on, provided that the V_S slew time set by CAP is less than the RC time constant formed by the RDS_{ON} of the power switch and load capacitance C_{LOAD} .

SLG59M1721V Current Limiting Operation

The SLG59M1721V has two types of current limiting triggered by the output V_S pin voltage.

1. Standard Current Limiting Mode (with Thermal Shutdown Protection)

When the V_S pin voltage > 250 mV, the output current is initially limited to the Active Current Limit (ACL) specification listed in the Electrical Characteristics table. The ACL monitor's response time is very fast and is triggered within a few microseconds to sudden (transient) changes in load current. When a load current overload is detected, the ACL monitor increases the FET resistance to keep the current from exceeding the power switch's ACL threshold.

However, if a load-current overload condition persists where the die temperature rises because of the increased FET resistance, the power switch's internal Thermal Shutdown Protection circuit can be activated. If the die temperature exceeds the listed THERM_{ON} specification, the FET is shut OFF completely, thereby allowing the die to cool. When the die cools to the listed THERM_{OFF} temperature threshold, the FET is allowed to turn back on. This process may repeat as long as the output current overload condition persists.

2. Short Circuit Current Limiting Mode (with Thermal Shutdown Protection)


When the V_S pin voltage < 250 mV (which is the case with a hard short, such as a solder bridge on the power rail), the power switch's internal Short-circuit Current Limit (SCL) monitor limits the FET current to approximately 500 mA (the SCL threshold). While the internal Thermal Shutdown Protection circuit remains enabled and since the SCL threshold is much lower than the ACL threshold, thermal shutdown protection may become activated only at higher ambient temperatures.

For more information on Silego GreenFET3 integrated power switch features, please visit our <u>Application Notes</u> page at our website and see App Note "AN-1068 GreenFET3 Integrated Power Switch Basics".

000-0059M1721-100 Page 7 of 12



Package Top Marking System Definition




ABC - Part Serial Number Field each A, B, and C character can be A-Z and 0-9

000-0059M1721-100 Page 8 of 12



Package Drawing and Dimensions

6 Lead STDFN Package 1.0 x 1.4 mm



Unit: mm


Symbol	Min	Nom.	Max	Symbol	Min	Nom.	Max
Α	0.50	0.55	0.60	D	1.35	1.40	1.45
A1	0.005	-	0.060	Е	0.95	1.00	1.05
A2	0.10	0.15	0.20	L	0.35	0.40	0.45
b	0.13	0.18	0.23	е	0.40 BSC		


000-0059M1721-100 Page 9 of 12





Recommended Land Pattern





Unit: um

000-0059M1721-100 Page 10 of 12




Tape and Reel Specifications

Bookaga	# of	Nominal	Max	Units	Reel &	Leade	r (min)	Trailer	Trailer (min)		Trailer (min) Tape		Part
Package Type	# OI Pins	Package Size [mm]	per Reel	per Box	Hub Size [mm]	Pockets	Length [mm]	Pockets	Length [mm]	Width [mm]	Pitch [mm]		
STDFN 6L 1x1.4mm 0.4P FC Green		1.0 x 1.4 x 0.55	3,000	3,000	178 / 60	100	400	100	400	8	4		

Carrier Tape Drawing and Dimensions

Package Type	PocketBTM Length	PocketBTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index Hole to Tape Edge		Tape Width
	A0	В0	K0	P0	P1	D0	E	F	w
STDFN 6L 1x1.4mm 0.4P FC Green	1.21	1.62	0.75	4	4	1.5	1.75	3.5	8



Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 0.77 mm³ (nominal). More information can be found at www.jedec.org.

000-0059M1721-100 Page 11 of 12



Revision History

Date	Version	Change
2/23/2017	1.00	Production Release

000-0059M1721-100 Page 12 of 12