

An Ultra-small, 4 m Ω , 5 A Integrated Power Switch with PG Output

General Description


Operating from a 2.5 V to 5.5 V power supply and fully specified over the -40 °C to 85 °C Industrial temperature range, the SLG59M1717V is a high-performance 4 mΩ, 5 A single-channel nFET integrated power switch designed for all 0.8 V to 5.5 V power rail applications. The SLG59M1717V features adjustable inrush current control which is achieved by adjusting the V_{OUT} slew rate with an external capacitor. Using a proprietary MOSFET design, the SLG59M1717V achieves a stable 4 mΩ RDS_{ON} across a wide input/supply voltage range. The SLG59M1717V also incorporates resistor-adjustable current limiting as well as thermal protection. Using Dialog's proprietary CuFET^M technology for high-current operation, the SLG59M1717V is packaged in a space-efficient, low thermal resistance, RoHS-compliant 1.6 mm x 2.5 mm STQFN package.

Features

- Low Typical RDS_{ON} nFET Block: 4 m Ω
- Maximum Continuous Switch Current: Up to 5 A
- Supply Voltage: 2.5 V \leq V_{DD} \leq 5.5 V
- Wide Input Voltage Range: 0.8 V ≤ V_{IN} ≤ V_{DD}
- Capacitor adjustable Start-up and Inrush Current Control
- Two-stage Overcurrent Protection:
 - · Resistor-adjustable Active Current Limit
 - Fixed 1.6 A Short-circuit Current Limit
- Thermal Shutdown Protection
- Open-drain PG Signaling
- Operating Temperature: -40 °C to 85 °C
- Low θ_{JA}, 16-pin 1.6 mm x 2.5 mm STQFN
- Pb-Free / Halogen-Free / RoHS compliant

Block Diagram


Pin Configuration



16-pin FC-STQFN (Top View)

Applications

- Notebook Power Rail Switching
- Tablet Power Rail Switching
- Smartphone Power Rail Switching



An Ultra-small, 4 mΩ, 5 A Integrated Power Switch with PG Output



Pin Description

Pin #	Pin Name	Туре	Pin Description
1	VDD	Power	With an internal 1.9 V V _{DD(UVLO)} threshold, VDD supplies the power for the operation of the power switch and internal control circuitry where its range is $2.5 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$. Bypass the VDD pin to GND with a 0.1 μ F (or larger) capacitor
2	PG	Output	An open drain output. PG is asserted when V _{OUT} reaches 90% of V _{IN} . Connect an external 10 k Ω resistor from the PG pin to local system logic supply.
3-7	VIN	MOSFET	Drain terminal of Power MOSFET (Pins 3-7 fused together). Connect a 10 μ F (or larger) low ESR capacitor from this pin to GND. Capacitors used at VIN should be rated at 10 V or higher.
8-12	VOUT	MOSFET	Source terminal of Power MOSFET (Pins 8-12 fused together). Connect a capacitor (up to 600 μF) from this pin to GND. Capacitors used at VOUT should be rated at 10 V or higher.
13	RSET	Input	A 1%-tolerance, metal-film resistor between 38 k Ω and 80 k Ω sets the IPS's active current limit. A 38 k Ω resistor sets the SLG59M1717V's active current limit to 6 A and a 80 k Ω resistor sets the active current limit to 2.85 A.
14	CAP	Input	A capacitor connected from CAP pin to GND sets the V _{OUT} slew rate and overall turn-on time of the SLG59M1717V. For best performance, the range for C _{SLEW} values are $2 \text{ nF} \leq C_{SLEW}$. Capacitors used at the CAP pin should be rated at 10 V or higher.
15	GND	GND	Ground
16	ON	Input	A low-to-high transition on this pin closes the power switch. ON is an asserted-HIGH, level-sensitive CMOS input with ON_V _{IL} < 0.3 V and ON_V _{IH} > 0.85 V. As the ON pin input circuit has an internal 4 M Ω pull-down, connect this pin to a general-purpose output (GPO) of a microcontroller, an application processor, or a system controller.

Ordering Information

Part Number	Туре	Production Flow
SLG59M1717V	STQFN 16L	Industrial, -40 °C to 85 °C
SLG59M1717VTR	STQFN 16L (Tape and Reel)	Industrial, -40 °C to 85 °C

An Ultra-small, 4 m Ω , 5 A Integrated Power Switch with PG Output



Absolute Maximum Ratings

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V _{DD}	Power Supply Voltage to GND				6	V
V _{IN} to GND	Power Switch Input Voltage to GND		-0.3		6	V
V _{OUT} to GND	Power Switch Output Voltage to GND		-0.3		V _{IN}	V
ON, RSET, CAP, and PG to GND	ON, RSET, CAP, and PG Pin Voltages to GND		-0.3		6	V
Τ _S	Storage Temperature		-65		150	°C
ESD _{HBM}	ESD Protection	Human Body Model	2000			V
ESD _{CDM}	ESD Protection	Charged Device Model	500			V
MSL	Moisture Sensitivity Level				1	I
θ_{JA}	Package Thermal Resistance, Junction-to-Ambient	1.6mm x 2.5mm STQFN; Determined using 1 in ² , 1.2 oz. copper pads under each VIN and VOUT on FR4 pcb material, with airflow		35		°C/W
W _{DIS}	Package Power Dissipation		-		1.2	W
MOSFET IDS _{CONT}	Continuous Current from VIN to VOUT				5	А
MOSFET IDS _{PK}	Peak Current from VIN to VOUT	Maximum pulsed switch current, pulse width < 1 ms, 1% duty cycle			6	А

only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Electrical Characteristics

 T_A = -40 °C to 85 °C (unless otherwise stated). Typical values are at T_A = 25°C

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V _{DD}	Power Supply Voltage		2.5		5.5	V
	V _{DD} Undervoltage Lockout	V _{DD} ↑	1.6	1.9	2.2	V
V _{DD(UVLO)}	Threshold	$V_{DD}\downarrow$	1.5	1.8	2.2	V
	Power Supply Current, when OFF	V _{DD} = V _{IN} = 5.5 V; ON = 0			1	μA
I _{DD}	Power Supply Current, when ON	V_{DD} = V_{IN} = ON = 5.5 V; No Load, R _{SET} = 80 k Ω		160	200	μΑ
		$T_A = 25^{\circ}C; I_{DS} = 100 \text{ mA};$ $V_{DD} = V_{IN} = 5 \text{ V}^2$		4	5.5	mΩ
RDS _{ON}	ON Resistance	$T_A = 85^{\circ}C; I_{DS} = 100 \text{ mA};$ $V_{DD} = V_{IN} = 5 \text{ V}^2$		5	6.8	mΩ
		$T_A = 85^{\circ}C; I_{DS} = 5 A;$ $V_{DD} = 5 V, V_{IN} = 1 V^2$		5.1	7.0	mΩ
MOSFET IDS	Current from VIN to VOUT	Continuous			5	А
I _{FET_OFF}	MOSFET OFF Leakage Current	V _{DD} = V _{IN} = 5.5 V; V _{OUT} = 0 V; ON = 0 V		0.1	2	μΑ
V _{IN}	Drain Voltage		0.8		V_{DD}	V

Dat	tas	heet	

An Ultra-small, 4 m Ω , 5 A Integrated Power Switch with PG Output

Electrical Characteristics (continued)

 $T_A = -40$ °C to 85 °C (unless otherwise stated). Typical values are at $T_A = 25$ °C

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
T _{ON_Delay}	ON Delay Time	50% ON to V_{OUT} Ramp Start, $V_{DD} = V_{IN} = 5 V$; $C_{SLEW} = 12 nF$; $R_{LOAD} = 20 \Omega$, $C_{LOAD} = 10 \mu F$		200		μs
		10% V _{OUT} to 90% V _{OUT} ↑;	Set by	External	C _{SLEW} ¹	V/ms
V _{OUT(SR)}	V _{OUT} Slew Rate ³	Example: C_{SLEW} = 12 nF; V_{DD} = V_{IN} = 5 V; R_{LOAD} = 20 Ω , C_{LOAD} = 10 μ F	0.8	1	1.2	V/ms
		50% ON to 90% V _{OUT} ↑;	Set by	External	C _{SLEW} ¹	ms
T _{Total_ON}	Total Turn ON Time	Example: C_{SLEW} = 12 nF; V_{DD} = V_{IN} = 5 V, R_{LOAD} = 20 Ω , C_{LOAD} = 10 μ F		4.7		ms
T _{OFF_Delay}	OFF Delay Time	50% ON to V _{OUT} Fall Start; V _{DD} = V _{IN} = 5 V, R _{LOAD} = 20 Ω, no C _{LOAD}		8	15	μs
C _{LOAD}	Output Load Capacitance	C_{LOAD} connected from VOUT to GND	1	10	600	μF
1	Active Current Limit (I _{ACL}) ²	V _{OUT} > 0.25 V; R _{SET} = 80 kΩ	2.28	2.85	3.42	Α
I _{LIMIT}	Short-circuit Current Limit (I _{SCL}) ³	V _{OUT} < 0.25 V		1.6		Α
PG _{VOH}	Power Good Pull-up Voltage	Open Drain Output Buffer			5.5	V
PG	Power Good level	V _{OUT} % of V _{IN}	87	90	93	%
PG _{HYS}	Power Good Hysteresis	V _{OUT} % below V _{PG} level		5		%
ON_V_{IH}	High Input Voltage on ON pin		0.85		V _{DD}	V
ON_V_{IL}	Low Input Voltage on ON pin		-0.3	0	0.3	V
R _{DISCHRG}	Output Discharge Resistance	V _{DD} = 5 V, V _{OUT} = 0.4 V, ON = 0 V	70	93	150	Ω
THERMON	Thermal shutoff turn-on temperature			150		°C
THERMOFF	Thermal shutoff turn-off temperature			130		°C

Notes:

1. Refer to typical Timing Parameter vs. C_{SLEW} performance charts for additional information when available.

2. Based on bench characterization


3. Please consult SLG59M1717V Start-up Inrush Current Considerations with Capacitive Loads section starting on Page 14.

PRELIMINARY

C dialog SEMICONDUCTOR PRELIMINARY

An Ultra-small, 4 m Ω , 5 A Integrated Power Switch with PG Output

T_{ON Delay}, Slew Rate, and T_{Total ON} Timing Details




* Rise and Fall times of the ON signal are 100 ns

D	а	ta	s	h	e	e	t
-	u		9		•	•	•

An Ultra-small, 4 m Ω , 5 A Integrated Power Switch with PG Output


Typical Performance Characteristics





Supply Voltage, V_{DD} - Volt











An Ultra-small, 4 m Ω , 5 A Integrated Power Switch with PG Output

$V_{OUT(SR)}$ vs. Temperature, V_{IN} , V_{DD} , and C_{SLEW}



V_{OUT(SR)} vs. C_{SLEW}, V_{IN}, V_{DD}, and Temperature



Rev	ision 1.02	
_		


26-Nov-2018

Datasheet




An Ultra-small, 4 m Ω , 5 A Integrated Power Switch with PG Output

$T_{Total\ ON}$ vs. $C_{SLEW},$ $V_{IN},$ $V_{DD},$ and Temperature



 I_{ACL} vs. R_{SET} , V_{DD} , and V_{IN}




Datasheet	Revision 1.02
	Dage 9 of 25

An Ultra-small, 4 m Ω , 5 A Integrated Power Switch with PG Output



I_{ACL} vs. Temperature, $V_{DD},$ and V_{IN}





An Ultra-small, 4 m Ω , 5 A Integrated Power Switch with PG Output

Typical Turn-on Waveforms






Figure 1. Typical Turn ON operation waveform for V_{DD} = V_D = 5 V, C_{SLEW} = 12 nF, C_{LOAD} = 10 µF, R_{LOAD} = 20 Ω





Datasheet	Revision 1.02	26-Nov-2018
CFR0011-120-01	Page 10 of 25	© 2018 Dialog Semiconductor



An Ultra-small, 4 m Ω , 5 A Integrated Power Switch with PG Output

Typical Turn-off Waveforms






Figure 3. Typical Turn OFF operation waveform for V_{DD} = V_D = 5 V, C_{SLEW} = 12 nF, R_{LOAD} = 20 Ω , no C_{LOAD}






Datasheet	Revision 1.02	26-Nov-2018
CFR0011-120-01	Page 11 of 25	© 2018 Dialog Semiconductor



An Ultra-small, 4 mΩ, 5 A Integrated Power Switch with PG Output

Timing Diagram - Basic Operation including Active Current Limit Protection




Datasheet	Revision 1.02	26-Nov-2018
CFR0011-120-01	Page 12 of 25	© 2018 Dialog Semiconductor



An Ultra-small, 4 m Ω , 5 A Integrated Power Switch with PG Output

Timing Diagram - Active Current Limit & Thermal Protection Operation



An Ultra-small, 4 m Ω , 5 A Integrated Power Switch with PG Output



SLG59M1717V Power-Up/Power-Down Sequence Considerations

To ensure glitch-free power-up under all conditions, apply V_{DD} first, followed by V_{IN} after V_{DD} exceeds 1.9 V. Then allow V_{IN} to reach 90% of its max value before toggling the ON pin from Low-to-High. Likewise, power-down in reverse order.

If V_{DD} and V_{IN} need to be powered up simultaneously, glitching can be minimized by having a suitable load capacitor. A 10 μ F C_{LOAD} will prevent glitches for rise times of V_{DD} and V_{IN} less than 2 ms.

If the ON pin is toggled HIGH before V_{DD} and V_{IN} have reached their steady-state values, the IPS timing parameters may differ from datasheet specifications.

The slew rate of output V_{OUT} follows a linear ramp set by a capacitor connected to the CAP pin. A larger capacitor value at the CAP pin produces a slower ramp, reducing inrush current from capacitive loads.

SLG59M1717V Current Limiting Operation

The SLG59M1717V has two types of current limiting triggered by the output V_{OUT} voltage.

1. Standard Current Limiting Mode (with Thermal Shutdown Protection)

When the V_{OUT} voltage > 250 mV, the output current is initially limited to the Active Current Limit (I_{ACL}) specification listed in the Electrical Characteristics table. The ACL monitor's response time is very fast and is triggered within a few microseconds to sudden (transient) changes in load current. When a load current overload is detected, the ACL monitor increases the FET resistance to keep the current from exceeding the power switch's I_{ACL} threshold. During active current-limit operation, V_{OUT} is also reduced by $I_{ACL} \times RDS_{ON(ACL)}$. This observed behavior is illustrated in the timing diagrams on Pages 12 and 13.

However, if a load-current overload condition persists where the die temperature rises because of the increased FET resistance, the power switch's internal Thermal Shutdown Protection circuit can be activated. If the die temperature exceeds the listed THERM_{ON} specification, the FET is shut OFF completely, thereby allowing the die to cool. When the die cools to the listed THERM_{OFF} temperature threshold, the FET is allowed to turn back on. This process may repeat as long as the output current overload condition persists.

2. Short Circuit Current Limiting Mode (with Thermal Shutdown Protection)

When the V_{OUT} voltage < 250 mV (which is the case with a hard short, such as a solder bridge on the power rail), the power switch's internal Short-circuit Current Limit (SCL) monitor limits the FET current to approximately 1.6 A (the I_{SCL} threshold). While the internal Thermal Shutdown Protection circuit remains enabled and since the I_{SCL} threshold is much lower than the I_{ACL} threshold, thermal shutdown protection may become activated only at higher ambient temperatures.

SLG59M1717V Start-up Inrush Current Considerations with Capacitive Loads

In distributed power applications, the SLG59M1717V is generally implemented on the outboard or downstream side of switching regulator dc/dc converters with internal overcurrent protection. As an adjustable output voltage slew-rate, integrated power switch, it is important to understand the start-up operation of the SLG59M1717V with capacitive loads. An equivalent circuit of the SLG59M1717V's slew-rate control loop with capacitors at its VIN and VOUT pins is shown in Figure 5:



An Ultra-small, 4 m Ω , 5 A Integrated Power Switch with PG Output

SLG59M1717V Start-up Inrush Current Considerations with Capacitive Loads (continued)




Figure 5. SLG59M1717V's Equivalent Slew-rate Control Loop Circuit

For a desired V_{OUT} slew-rate (V_{OUT(SR)}), a corresponding C_{SLEW} value is selected. At the VOUT pin and with ON = LOW, the internal FET is OFF, V_{OUT} is initially at 0V, and there is no stored charge on C_{LOAD}. When a low-to-high transition is applied to the IC's ON pin, an internal current source (I₁) is enabled which, in turn, charges the external slew-rate capacitor, C_{SLEW}. The SLG59M1717V's internal micropower op amp sets the circuit's V_{OUT(SR)} based on the slew rate of the nodal voltage at its non-inverting pin (the voltage at the CAP pin).

As a function of V_{OUT(SR)} and C_{LOAD}, a 1st order expression for the circuit's FET current (and inrush current) when a low-to-high transition on the ON pin is applied becomes:

Start-up Current I_{DS} or I_{INRUSH} = $V_{OUT(SR)} \times C_{LOAD}$

From the expression above and for a given $V_{OUT(SR)}$, C_{LOAD} determines the magnitude of the inrush current; that is, for large values of C_{LOAD} , large inrush currents can result. If the inrush currents are large enough to trigger the overcurrent protection of an upstream dc/dc converter, the system can be shut down.

In applications where the desired V_{OUT(SR)} is fast and C_{LOAD} is very large (>200µF), there is a secondary effect on the observed V_{OUT(SR)} attributed to the SLG59M1717V's internal short-circuit current limit monitor (its SCL monitor). If the resultant inrush current is larger than the IC's I_{SCL} threshold, the SCL current monitor limits the inrush current and the current to charge C_{LOAD} until the SCL OFF threshold is crossed (~0.25V). During the time the SCL monitor's been activated, the inrush current profile may exhibit an observable reduction in V_{OUT(SR)} as shown in Figure 6 where C_{SLEW} was set to 4nF and 470µF was chosen for C_{LOAD}.

Datasheet	Revision 1.02	26-Nov-2018	
CFR0011-120-01	Page 15 of 25	© 2018 Dialog Semiconductor	



An Ultra-small, 4 m Ω , 5 A Integrated Power Switch with PG Output

SLG59M1717V Start-up Inrush Current Considerations with Capacitive Loads (continued)



Figure 6. A SLG59M1717V with C_{SLEW} set to 4nF and 470µF for C_{LOAD}. C_{LOAD}-to-C_{SLEW} ratio is greater than 33,600. Note that the internal SCL monitor's been triggered and V_{OUT(SR)} is reduced until V_{OUT} reaches ~0.25V.

A closer analysis of the IC's internal slew-control large-scale yields the following:

$$\frac{I_{SCL}}{C_{LOAD}} = M_{SR} \times \frac{I_1}{C_{SLEW}}$$

where

 I_{SCL} = IC's short-circuit current limit threshold, typically 1.6 A; M_{SR} = An internal slew-rate multiplier from the IC's CAP pin to the VOUT pin; I₁ = An internal current source to charge the external C_{SLEW}.

Rearranging the equation to isolate both CLOAD and CSLEW yields the following:

$$\frac{C_{LOAD}}{C_{SLEW}} = \frac{I_{SCL}}{I_1 \times M_{SR}}$$

For the SLG59M1717V device, the right-hand side of the expression is approximately 33,600 after taking into account part-to-part variations because of process, voltage, and temperature.

Referring to the configuration of Figure 6's scope capture, the C_{LOAD} -to- C_{SLEW} ratio is 117,500 (470µF/4nF) where it is evident that the SCL monitor circuit is charging C_{LOAD} shortly after a low-to-high ON transition. If it is desired to avoid a reduction in $V_{OUT(SR)}$, the choices are decreasing C_{LOAD} and/or increasing C_{SLEW} so that the ratio is always less than 33,600 including taking into account external capacitor tolerances for initial accuracy and temperature.

As shown in Figure 7, it was chosen to reduce $V_{OUT(SR)}$ by increasing C_{SLEW} to 15nF while keeping C_{LOAD} at 470µF. With this configuration, the ratio of C_{LOAD} to C_{SLEW} is about 31,333 (smaller than 33,600). Upon a low-to-high transition on the ON pin, the V_{OUT} increases smoothly with no evidence of SCL monitor's interaction.


Datasheet	Revision 1.02	26-Nov-2018
CFR0011-120-01	Page 16 of 25	© 2018 Dialog Semiconductor



An Ultra-small, 4 m Ω , 5 A Integrated Power Switch with PG Output

SLG59M1717V Start-up Inrush Current Considerations with Capacitive Loads (continued)





Setting the SLG59M1717V Output Current Limit with R_{SET}

The current-limit operation of the SLG59M1717V begins by choosing the appropriate \pm 1%-tolerance R_{SET} value for the application. The recommended range for R_{SET} is:

38 kΩ
$$\leq$$
 R_{SET} \leq 80 kΩ

which corresponds to an output constant current limit in the following range:

$$2.85 \, \mathsf{A} \le \mathsf{I}_{\mathsf{ACL}} \le 6 \, \mathsf{A}$$

Table 1: Setting Current Limit Threshold vs. R_{SET}

Active Current Limit (A)	R _{SET} (kΩ)
2.85	80
3.8	60
6	38

An Ultra-small, 4 m Ω , 5 A Integrated Power Switch with PG Output

Power Dissipation

The junction temperature of the SLG59M1717V depends on different factors such as board layout, ambient temperature, and other environmental factors. The primary contributor to the increase in the junction temperature of the SLG59M1717V is the power dissipation of its power MOSFET. Its power dissipation and the junction temperature in nominal operating mode can be calculated using the following equations:

$$PD = RDS_{ON} \times I_{DS}^2$$

where: PD = Power dissipation, in Watts (W) RDS_{ON} = Power MOSFET ON resistance, in Ohms (Ω) I_{DS} = Output current, in Amps (A)

and

 $T_J = PD \times \theta_{JA} + T_A$

where:

 T_J = Junction temperature, in Celsius degrees (°C) θ_{JA} = Package thermal resistance, in Celsius degrees per Watt (°C/W) T_A = Ambient temperature, in Celsius degrees (°C)

During active current-limit operation, the SLG59M1717V's power dissipation can be calculated by taking into account the voltage drop across the power switch ($V_{IN} - V_{OUT}$) and the magnitude of the output current in active current-limit operation (I_{ACL}):

$$\label{eq:pd} \begin{split} \mathsf{PD} &= (\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}) \ge \mathsf{I}_{\mathsf{ACL}} \text{ or} \\ \mathsf{PD} &= (\mathsf{V}_{\mathsf{IN}} - (\mathsf{R}_{\mathsf{LOAD}} \ge \mathsf{I}_{\mathsf{ACL}})) \ge \mathsf{I}_{\mathsf{ACL}} \end{split}$$

where:

 $\begin{array}{l} \mathsf{PD} = \mathsf{Power \ dissipation, \ in \ Watts \ (W)} \\ \mathsf{V}_{\mathsf{IN}} = \mathsf{Input \ Voltage, \ in \ Volts \ (V)} \\ \mathsf{R}_{\mathsf{LOAD}} = \mathsf{Load \ Resistance, \ in \ Ohms \ (\Omega)} \\ \mathsf{I}_{\mathsf{ACL}} = \mathsf{Output \ limited \ current, \ in \ Amps \ (A)} \\ \mathsf{V}_{\mathsf{OUT}} = \mathsf{R}_{\mathsf{LOAD} \ \mathsf{X} \ \mathsf{I}_{\mathsf{ACL}}} \end{array}$

26-Nov-2018



CFR0011-120-01

An Ultra-small, 4 mΩ, 5 A Integrated Power Switch with PG Output



Layout Guidelines:

- 1. The VDD pin needs a 0.1µF (or larger) external capacitor to smooth pulses from the power supply. Locate this capacitor as close as possible to the SLG59M1717V's pin 1.
- 2. Since the VIN and VOUT pins dissipate most of the heat generated during high-load current operation, it is highly recommended to make power traces as short, direct, and wide as possible. A good practice is to make power traces with absolute minimum widths of 15 mils (0.381 mm) per Ampere. A representative layout, shown in Figure 8, illustrates proper techniques for heat to transfer as efficiently as possible out of the device;
- 3. To minimize the effects of parasitic trace inductance on normal operation, it is recommended to connect input C_{IN} and output CLOAD low-ESR capacitors as close as possible to the SLG59M1717V's VIN and VOUT pins;
- 4. The GND pin should be connected to system analog or power ground plane.
- 5. 2 oz. copper is recommended for high current operation.

SLG59M1717V Evaluation Board:

A GFET3 Evaluation Board for SLG59M1717V is designed according to the statements above and is illustrated on Figure 8. Please note that evaluation board has D_Sense and S_Sense pads. They cannot carry high currents and dedicated only for RDS_{ON} evaluation.




Figure 8. SLG59M1717V Evaluation Board

Datasheet	Revision 1.02	26-Nov-2018	
CFR0011-120-01	Page 19 of 25	© 2018 Dialog Semiconductor	



An Ultra-small, 4 m Ω , 5 A Integrated Power Switch with PG Output




Figure 9. SLG59M1717V Evaluation Board Connection Circuit

Basic Test Setup and Connections




Figure 10. SLG59M1717V Evaluation Board Connection Circuit

EVB Configuration

- 1. Connect oscilloscope probes to VIN, VOUT, ON, etc.;
- 2. Turn on Power Supply 1 and set desired V_{DD} from 2.5 V…5.5 V range;
- 3. Turn on Power Supply 2 and set desired V_{IN} from 0.8 V...V_{DD} range;
- 4. Toggle the ON signal High or Low to observe SLG59M1717V operation.


26-N	ov-201	8
20-11		0

Datasheet



An Ultra-small, 4 m Ω , 5 A Integrated Power Switch with PG Output

Package Top Marking System Definition




PPPPP - Part ID Field WW - Date Code Field¹ NNN - Lot Traceability Code Field¹ A - Assembly Site Code Field² RR - Part Revision Code Field²

Note 1: Each character in code field can be alphanumeric A-Z and 0-9 Note 2: Character in code field can be alphabetic A-Z

An Ultra-small, 4 m Ω , 5 A Integrated Power Switch with PG Output

Package Drawing and Dimensions

16 Lead STQFN Package 1.6 mm x 2.5 mm (Fused Lead)



Top View


BTM View


Side View

Unit: mn	า						
Symbol	Min	Nom.	Max	Symbol	Min	Nom.	Max
Α	0.50	0.55	0.60	D	2.45	2.50	2.55
A1	0.005	-	0.05	E	1.55	1.60	1.65
A2	0.10	0.15	0.20	L	0.25	0.30	0.35
b	0.13	0.18	0.23	L1	0.64	0.69	0.74
е	(0.40 BSC		L2	0.15	0.20	0.25
				L3	1.49	1.54	1.59

An Ultra-small, 4 m Ω , 5 A Integrated Power Switch with PG Output

SLG59M1717V 16-pin STQFN PCB Landing Pattern





Unit: um

Da	tas	he	et
_			

Revision 1.02






Tape and Reel Specifications

Deekege	# 66	Nominal	Max	Units	Reel &	Reel & Leader (min) Trailer (' (min)	Таре	Part	
Package Type	# of Pins	Package Size [mm]	per Reel	per Box	Hub Size [mm]	Pockets	Length [mm]	Pockets	Length [mm]	Width [mm]	Pitch [mm]
STQFN 16L 1.6x2.5mm 0.4P FCA Green	16	1.6x2.5x 0.55mm	3000	3000	178/60	100	400	100	400	8	4

Carrier Tape Drawing and Dimensions

Package Type	PocketBTM Length	PocketBTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index Hole to Tape Edge		Tape Width
	A0	В0	К0	P0	P1	D0	E	F	W
STQFN 16L 1.6x2.5mm 0.4P FCA Green		2.8	0.7	4	4	1.55	1.75	3.5	8



Refer to EIA-481 specification

Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 2.2 mm³ (nominal). More information can be found at www.jedec.org.

An Ultra-small, 4 m Ω , 5 A Integrated Power Switch with PG Output



Revision History

Date	Version	Change
11/26/2018	1.02	Fixed typos Updated Charts Added Layout Guidelines
7/10/2018	1.01	Updated Style and Formatting
2/23/2017	1.00	Production Release