

A 2 V, 17.4 m Ω , 1.0 A pFET

Integrated Power Switch with Discharge in a 0.56 mm² WLCSP

General Description


Operating from a 0.8 V to 2.0 V power supply, the SLG59M1693C is a self-powered, high-performance 17.4 m Ω , 1.0 A single-channel pFET integrated power switch. The SLG59M1693C's low supply current makes it an ideal pFET integrated power switch in small form-factor personal health monitor and watch applications.

Using a proprietary MOSFET design, the SLG59M1693C achieves a low RDS_{ON} across the entire input voltage range. Through the application of Dialog's proprietary CuFET technology, the SLG59M1693C can be used in applications up to 1 A with a very-small 0.56 mm² WLCSP form factor.

Features


- Integrated 1 A Continuous I_{DS} pFET Power Switch
- Low Typical RDS_{ON}:
 - 17.4 mΩ at V_{IN} = 2.0 V
 - $40 \text{ m}\Omega$ at $V_{IN} = 0.8 \text{ V}$
- Input Voltage: 0.8 V to 2.0 V
- · Low Typical No-load Supply Current
 - When ON: 5.5 nA
 - When OFF: 0.83 μA
- Integrated V_{OUT} Discharge Resistor
- Operating Temperature: -40 °C to 85 °C
- Low θ_{JA}, 4-pin 0.75 mm x 0.75 mm, 0.4 mm pitch 4L WLCSP Packaging
 - Pb-Free / Halogen-Free / RoHS compliant

Pin Configuration



4L WLCSP (Laser Marking View)

Block Diagram





Pin Description

Pin#	Pin Name	Туре	Pin Description
A1	ON	Input	A low-to-high transition on this pin initiates the operation of the SLG59M1693C. ON is an asserted HIGH, level-sensitive CMOS input with ON_V _{IL} < 0.3 V and ON_V _{IH} > 0.85 V. As the ON pin input circuit does not have an internal pull-down resistor, connect this pin to a general-purpose output (GPO) of a microcontroller, an application processor, or a system controller – do not allow this pin to be open-circuited.
B1	VIN	MOSFET	Input terminal connection of the p-channel MOSFET. Connect a 1 μ F (or larger) low-ESR capacitor from this pin to ground.
B2	VOUT	MOSFET	Output terminal connection of the p-channel MOSFET.
A2	GND	VOUT	Ground connection. Connect this pin to system analog or power ground plane.

Ordering Information

Part Number	Туре	Production Flow
SLG59M1693C	WLCSP 4L	Industrial, -40 °C to 85 °C
SLG59M1693CTR	WLCSP 4L (Tape and Reel)	Industrial, -40 °C to 85 °C



Absolute Maximum Ratings

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V _{IN}	Power Switch Input Voltage			-	2.5	V
V _{OUT} to GND	Power Switch Output Voltage to GND		-0.3		V _{IN}	V
ON to GND	ON Pin Voltage to GND		-0.3	-	V _{IN}	V
T _S	Storage Temperature		-65		150	°C
ESD _{HBM}	ESD Protection	Human Body Model	2000	-		V
ESD _{CDM}	ESD Protection	Charged Device Model	1000	-		V
MSL	Moisture Sensitivity Level				1	
$\theta_{\sf JA}$	Package Thermal Resistance, Junction-to-Ambient	0.75 x 0.75 mm 4L WLCSP; Determined using a 1 in ² , 2 oz .copper pad under each VIN and VOUT terminal and FR4 pcb material.		110		°C/W
W _{DIS}	Package Power Dissipation			-	0.5	W
MOSFET IDS _{PK}	Peak Current from VIN to VOUT	Maximum pulsed switch current, pulse width < 1 ms, 1% duty cycle			1.5	Α

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Electrical Characteristics

 T_A = -40 °C to 85 °C (unless otherwise stated). Typical values are at T_A = 25 °C

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V _{IN}	Power Switch Input Voltage		0.8		2.0	V
· IIV		When OFF, V _{IN} = 0.8 V, No load		0.18	0.39	μA
		When OFF, V _{IN} = 1.2 V, No load		0.31	0.54	μΑ
		When OFF, V _{IN} = 1.5 V, No load		0.42	0.70	μΑ
		When OFF, V _{IN} = 1.8 V, No load		0.59	0.99	μΑ
,	Power Switch Current (Pin B1)	When OFF, V _{IN} = 2.0 V, No load		0.83	1.34	μΑ
I _{IN}	Power Switch Current (Fill B1)	ON = 1.8 V, V _{IN} = 0.8 V, No load		2.2	226	nA
		ON = 1.8 V, V _{IN} = 1.2 V, No load		3.3	266	nA
		ON = 1.8 V, V _{IN} = 1.5 V, No load		3.3	301	nA
		ON = 1.8 V, V _{IN} = 1.8 V, No load		4.4	312	nA
		ON = 1.8 V, V _{IN} = 2.0 V, No load		5.5	335	nA
I _{ON_LKG}	ON Pin Input Leakage				0.7	μΑ
		$T_A = 25 ^{\circ}\text{C}, 2.0 \text{V}, I_{DS} = 100 \text{mA}$		17.4	19.3	mΩ
pne.	ON Resistance	$T_A = 25 ^{\circ}\text{C}, 0.8 \text{V}, I_{DS} = 100 \text{mA}$		40	41.7	mΩ
RDS _{ON}	ON Resistance	T _A = 85 °C, 2.0 V, I _{DS} = 100 mA		20.1	22.5	mΩ
		T _A = 85 °C, 0.8 V, I _{DS} = 100 mA		42.9	44.9	mΩ
MOSFET IDS	Current from VIN to VOUT	Continuous			1.0	Α



A 2 V, 17.4 mΩ, 1.0 A pFET

Integrated Power Switch with Discharge in a 0.56 mm² WLCSP


Electrical Characteristics (continued)

 T_A = -40 °C to 85 °C (unless otherwise stated). Typical values are at T_A = 25 °C


Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
Voutropy	Slew Rate	10% V_{OUT} to 90% V_{OUT} ↑; V_{IN} = 2.0 V; R_{LOAD} = 10 Ω; C_{LOAD} = 0.1 μF	4	5.9	9.1	V/ms
V _{OUT(SR)}	Olew Nate	10% V_{OUT} to 90% V_{OUT} ↑; V_{IN} = 0.8 V; R_{LOAD} = 10 Ω; C_{LOAD} = 0.1 μF	2.4	3.6	5.3	V/ms
Tauron	Total Turn On Time	50% ON to 90% V_{OUT} ↑; V_{IN} = 2.0 V; R_{LOAD} = 10 Ω; C_{LOAD} = 0.1 μF	0.31	0.44	0.66	ms
T _{Total_ON}	Total rum on rume	50% ON to 90% V_{OUT} ↑ V_{IN} = 0.8 V; R_{LOAD} = 10 Ω; C_{LOAD} = 0.1 μF	0.24	0.36	0.58	ms
T	ON Delay Time	50% ON to 50% $V_{OUT}\uparrow$; V_{IN} = 2.0 V; R_{LOAD} = 10 Ω , C_{LOAD} = 0.1 μ F	1	0.30	0.47	ms
T _{ON_Delay}	ON Delay Time	50% ON to 50% V_{OUT} ↑; V_{IN} = 0.8 V; R_{LOAD} = 10 Ω, C_{LOAD} = 0.1 μF	1	0.27	0.45	ms
т	V _{OUT} Rise Time	10% to 90% V_{OUT} ↑; V_{IN} = 2.0 V; R_{LOAD} = 10 Ω, C_{LOAD} = 0.1 μF		0.27	0.37	ms
T _{VOUT(R)}	VOUT KISE TIME	10% to 90% V_{OUT} ↑; V_{IN} = 0.8 V; R_{LOAD} = 10 Ω, C_{LOAD} = 0.1 μF		0.18	0.24	ms
т	V _{OUT} Fall Time	90% to 10% $V_{OUT} \downarrow$; $V_{IN} = 2.0 V$; $R_{LOAD} = 10 Ω$, $C_{LOAD} = 0.1 μF$		11.8	14.9	μs
T _{VOUT(F)}	VOULL SILLING	90% to 10% $V_{OUT} \downarrow$; $V_{IN} = 0.8 V$; $R_{LOAD} = 10 Ω$, $C_{LOAD} = 0.1 μF$		11.0	15.9	μs
T	OFF Delay Time	50% ON to 50% $V_{OUT} \downarrow$; V_{IN} = 2.0 V; R_{LOAD} = 10 Ω, C_{LOAD} = 0.1μF	1	32.8	74.5	μs
T _{OFF_Delay}	Of Fiberary Time	50% ON to 50% $V_{OUT} \downarrow$; V_{IN} = 0.8 V; R_{LOAD} = 10 Ω, C_{LOAD} = 0.1 μF		23.3	43.9	μs
C _{LOAD}	Output Load Capacitance	C _{LOAD} connected from VOUT to GND			30	μF
R _{DISCHRGE}	Discharge Resistance (ON = LOW)	V _{IN} = 0.8 V, V _{OUT} = 0.4 V Input Bias	121	147	165	Ω
, NISCHRGE	,	V _{IN} = 2.0 V, V _{OUT} = 0.4 V Input Bias	52	63	75	Ω
ON_V _{IH}	Initial Turn On Voltage		0.85		V_{IN}	V
ON_V _{IL}	Low Input Voltage on ON pin		-0.3	0	0.3	V



T_{Total_ON} , T_{ON_Delay} and Rise Time Measurement




$\ensuremath{\mathsf{RDS_{ON}}}\xspace$ vs. Temperature and $\ensuremath{\mathsf{V_{IN}}}\xspace$






 I_{IN} when ON = 1.8 V vs. V_{IN} and Temperature



I_{IN} when OFF vs. V_{IN} and Temperature



Datasheet Revision 1.01 28-Mar-2019



Typical Turn-on Waveforms




Figure 1. Typical Turn ON operation waveform for V_{IN} = 0.8 V, R_{LOAD} = 10 Ω , C_{LOAD} = 0.1 μ F




Figure 2. Typical Turn ON operation waveform for V_{IN} = 2.0 V, R_{LOAD} = 10 Ω , C_{LOAD} = 0.1 μF






Figure 3. Typical Turn ON operation waveform for V_{IN} = 0.8 V, R_{LOAD} = 10 Ω , C_{LOAD} = 30 μF




Figure 4. Typical Turn ON operation waveform for V_{IN} = 2.0 V, R_{LOAD} = 10 Ω , C_{LOAD} = 30 μF



Typical Turn-off Waveforms




Figure 5. Typical Turn OFF operation waveform for V_{IN} = 0.8 V, R_{LOAD} = 10 Ω , C_{LOAD} = 0.1 μF




Figure 6. Typical Turn OFF operation waveform for V_{IN} = 2.0 V, R_{LOAD} = 10 Ω , C_{LOAD} = 0.1 μF






Figure 7. Typical Turn OFF operation waveform for V_{IN} = 0.8 V, R_{LOAD} = 10 Ω , C_{LOAD} = 30 μ F




Figure 8. Typical Turn OFF operation waveform for V_{IN} = 2.0 V, R_{LOAD} = 10 Ω , C_{LOAD} = 30 μF



Applications Information

Power Dissipation Considerations

The junction temperature of the SLG59M1693C depends on factors such as board layout, ambient temperature, external air flow over the package, load current, and the RDS_{ON}-generated voltage drop across the power MOSFET. While the primary contributor to the increase in the junction temperature of the SLG59M1693C is the power dissipation of its power MOSFETs, its power dissipation and the junction temperature in nominal operating mode can be calculated using the following equations:

$$PD_{TOTAL} = RDS_{ON} \times I_{DS}^{2}$$

where:

$$\begin{split} & \text{PD}_{\text{TOTAL}} = \text{Total package power dissipation, in Watts (W)} \\ & \text{RDS}_{\text{ON}} = \text{Power MOSFET ON resistance, in Ohms } (\Omega) \\ & \text{I}_{\text{DS}} = \text{Output current, in Amps (A)} \end{split}$$

 $T_J = PD_{TOTAL} \times \theta_{JA} + T_A$

where:

and

T_J = Die junction temperature, in Celsius degrees (°C)

 θ_{JA} = Package thermal resistance, in Celsius degrees per Watt (°C/W) – highly dependent on pcb layout

T_A = Ambient temperature, in Celsius degrees (°C)

In nominal operating mode, the SLG59M1693C's power dissipation can also be calculated by taking into account the voltage drop across the switch (V_{IN} - V_{OUT}) and the magnitude of the switch's output current (I_{DS}):

$$PD_{TOTAL} = (V_{IN} - V_{OUT}) \times I_{DS}$$
 or $PD_{TOTAL} = (V_{IN} - (R_{LOAD} \times I_{DS})) \times I_{DS}$

where:

PD_{TOTAL} = Total package power dissipation, in Watts (W)

V_{IN} = Switch input Voltage, in Volts (V)

 $R_{I,OAD}$ = Output Load Resistance, in Ohms (Ω)

I_{DS} = Switch output current, in Amps (A)

 V_{OUT} = Switch output voltage, or R_{LOAD} x I_{DS}



A 2 V, 17.4 m Ω , 1.0 A pFET

Integrated Power Switch with Discharge in a 0.56 mm² WLCSP

Extending the SLG59M1693C's Maximum Operating Current Range

Some applications require an integrated power switch (IPS) to deliver currents higher than 1 A. One way to address this requirement is to use an IPS with higher current capability. However, such a part may occupy more PCB area or consume more power than optimal for the desired current rating. Another way to obtain higher current capability is to parallel two IPSs as illustrated in Figure 9. This parallel arrangement divides the current between each IPS accordingly to its RDS_{ON}.




Figure 9. Schematic layout of connecting two SLG59M1693C IPSs in parallel

Using two IPSs in parallel lowers the overall RDS_{ON} while maintaining low current consumption when ON, for any applications up to 2 A. A typical RDS_{ON} vs. Temperature and V_{IN} for this configuration is illustrated in Figure 10.




Figure 10. RDS_{ON} vs. Temperature and V_{IN}



All PCB traces have the elements of resistance, capacitance and inductance. If there were a difference in path length from the voltage source to the IPSs pads, this delta trace length would create a current imbalance. In this case, the PCB layout should be designed properly to minimize parasitic impedance and especially parasitic inductance on VIN and VOUT pins. Excess trace inductance may cause a delay effect during on/off operation. Figure 11 shows a recommended PCB layout for applications using two SLG59M1693Cs in parallel.




Figure 11. PCB layout for using SLG59M1693C in parallel.

Typical operational waveforms of this two IPS solution are illustrated in Figure 12 and Figure 13.




Figure 12. Turn ON operation waveform for V_{IN} = 2 V, C_{LOAD} = 0.1 μ F, R_{LOAD} = 1 Ω






Figure 13. Turn ON operation waveform for V $_{IN}$ = 0.8 V, C $_{LOAD}$ = 0.1 $\mu\text{F},\,R_{LOAD}$ = 0.4 Ω



Layout Guidelines:

- 1. Since the VIN and VOUT pins dissipate most of the heat generated during high-load current operation, it is highly recommended to make power traces as short, direct, and wide as possible. A good practice is to make power traces with <u>absolute minimum widths</u> of 15 mils (0.381 mm) per Ampere. A representative layout, shown in Figure 14, illustrates proper techniques for heat to transfer as efficiently as possible out of the device;
- 2. To minimize the effects of parasitic trace inductance on normal operation, it is recommended to connect input C_{IN} and output C_{IOAD} low-ESR capacitors as close as possible to the SLG59M1693C's VIN and VOUT pins;
- 3. The GND pin should be connected to system analog or power ground plane.

SLG59M1693C Evaluation Board:

A GFET3 Evaluation Board for SLG59M1693C is designed according to the statements above and is illustrated on Figure 14. Please note that evaluation board has D_Sense and S_Sense pads. They cannot carry high currents and dedicated only for RDS_{ON} evaluation.




Figure 14. SLG59M1693C Evaluation Board



A 2 V, 17.4 m Ω , 1.0 A pFET

Integrated Power Switch with Discharge in a 0.56 mm² WLCSP




Figure 15. SLG59M1693C Evaluation Board Connection Circuit

Basic Test Setup and Connections




Figure 16. SLG59M1693C Evaluation Board Connection Circuit


EVB Configuration

- 1. Connect oscilloscope probes to D/VIN, S/VOUT, ON, etc.;
- 2. Turn on Power Supply and set desired V_{IN} from 0.8 V...2.0 V range;
- 3 .Toggle the ON signal High or Low to observe SLG59M1693C operation.

Datasheet Revision 1.01 28-Mar-2019



Package Top Marking System Definition



NN -Part Serial Number Field Line 1
where each "N" character can be A-Z and 0-9
N - Part Serial Number Field Line 2
where each "N" character can be A-Z and 0-9




A 2 V, 17.4 mΩ, 1.0 A pFET

Integrated Power Switch with Discharge in a 0.56 mm² WLCSP


Package Drawing and Dimensions


4 Pin WLCSP Green Package 0.75 x 0.75 mm

Laser Marking View





Bump View





SIDE Alex






SIDE View


Unit: mr	n							
Symbol	Min	Nom.	Max	Symbol	Min	Nom.	Max	
Α	0.390	0.445	0.500	D	0.72	0.75	0.78	
A1	0.125	0.150	0.175	E	0.72	0.75	0.78	
A2	0.245	0.270	0.295	е	0.40 BSC			
A3	0.020	0.025	0.030	N	4 (Bump)			
b	0.195	0.220	0.245					





SLG59M1693C 4 Pin WLCSP PCB Landing Pattern















Solder mask detail (not to scale)

Unit: um



Recommended Reflow Soldering Profile

For successful reflow of the SLG59M1693C a recommended thermal profile is illustrated below:



Note: This reflow profile is for classification/preconditioning and are not meant to specify board assembly profile. Actual board assembly profiles should be developed based on specific process needs and board designs and should not exceed parameters depicted on figure above.

Please see more information on IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 0.352 mm³ (nominal).



A 2 V, 17.4 mΩ, 1.0 A pFET


Integrated Power Switch with Discharge in a 0.56 mm² WLCSP

Tape and Reel Specifications

Dookogo	# of	Nominal	ominal Max Units		Reel &	Leader (min)		Trailer (min)		Tape	Part
Package Type	Pins	Package Size [mm]	per Reel	per Box	Hub Size [mm]	Pockets	Length [mm]	Pockets	Length [mm]	Width [mm]	Pitch [mm]
WLCSP4L 0.75 x 0.75 mm 0.4P Green		0.75 x 0.75 x 0.44	3000	3000	178/60	100	400	100	400	8	4

Carrier Tape Drawing and Dimensions

Package Type	PocketBTM Length	PocketBTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index Hole to Tape Edge	Index Hole to Pocket Center	таре	Tape Thickness
	A0	В0	K0	P0	P1	D0	E	F	W	Т
WLCSP 4L 0.75 x 0.75 mm 0.4P Green		0.84	0.53	4	4	1.5	1.75	3.5	8	0.2



Refer to EIA-481 specification

SLG59M1693C



A 2 V, 17.4 mΩ, 1.0 A pFET

Integrated Power Switch with Discharge in a 0.56 mm² WLCSP

Revision History

Date	Version	Change
3/28/2019	1.01	Updated Style and Formatting Added Layout Guidelines Fixed typos
3/5/2018	1.00	Production Release