## An Ultra-small, $7.8 \mathrm{~m} \Omega, 9$ A, Single-channel Integrated Power Switch with Reverse-current Blocking

## General Description

The SLG59M1655V is a high-performance $7.8 \mathrm{~m} \Omega \mathrm{nFET}$ power switch designed for all 0.85 V to 5.5 V power rail applications up to 9 A . Incorporating reverse-current blocking, the SLG59M1655V is uniquely suited for those power rail applications where output-to-input voltage backfeed conditions are to be avoided. Using a proprietary MOSFET design, the SLG59M1655V achieves it's stable $7.8 \mathrm{~m} \Omega$ RDS $_{\text {ON }}$ across a wide input/supply voltage range. Using Dialog's proprietary CuFET technology, the SLG59M1655V package also exhibits low thermal resistance for high-current operation.
Fully specified over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ temperature range, the SLG59M1655V is packaged in a space-efficient, low thermal resistance, RoHS-compliant $1.0 \mathrm{~mm} \times 3.0 \mathrm{~mm}$ STDFN package.

## Features

- High-performance MOSFET Switch Design
- Low Typical RDS ${ }_{\text {ON }}: 7.8 \mathrm{~m} \Omega$
- Steady-state Operating Current: Up to 9 A
- FET Bulk-switch Reverse-current Blocking
- Supply Voltage: $2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$
- Wide Input Voltage Range: $0.85 \mathrm{~V} \leq \mathrm{V}_{\mathrm{D}} \leq \mathrm{V}_{\mathrm{DD}}$
- Capacitor-adjustable Start-up and Inrush Current Control
- Internal MOSFET Gate Driver
- Thermal Shutdown Protection
- Operating Temperature: $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
- Low $\theta_{\mathrm{JA}}, 14$-pin $1.0 \mathrm{~mm} \times 3.0 \mathrm{~mm}$ STDFN Packaging
- Pb-Free / Halogen-Free / RoHS compliant

Pin Configuration


## 14-pin STDFN

 (Top View)
## Applications

- Notebook Power Rail Switching
- Tablet Power Rail Switching
- Smartphone Power Rail Switching


## Block Diagram



An Ultra-small, $7.8 \mathrm{~m} \Omega$, 9 A, Single-channel Integrated Power Switch with Reverse-current Blocking

Pin Description

| Pin \# | Pin Name | Type | Pin Description |
| :---: | :---: | :---: | :---: |
| 1, 2, 6, 7 | D | MOSFET | Drain terminal connections of the n-channel MOSFET. Connect a low-ESR $10-\mu \mathrm{F}$ (or larger) capacitor from the D pins (Pins 1, 2, 6, and 7) to ground. Capacitors used at $\mathrm{V}_{\mathrm{D}}$ should be rated at 10 V or higher. |
| 3,5 | ON | Input | A low-to-high transition on these pins initiates the operation of the SLG59M1655V's state machine. ON is an asserted HIGH, level-sensitive CMOS input with ON_V $\mathrm{V}_{\text {IL }}<0.3 \mathrm{~V}$ and ON_ $\mathrm{V}_{I H}>0.85 \mathrm{~V}$. While there is an internal pull-down circuit to GND ( $\sim 4 \mathrm{M} \Omega$ ), connect these pins directly to a general-purpose output (GPO) of a microcontroller, an application processor, or a system controller. |
| 4 | VDD | VDD | VDD supplies the power for the operation of the power switch and internal control circuitry. Bypass the VDD pin to GND with a $0.1 \mu \mathrm{~F}$ (or larger) capacitor. |
| 8, 9, 13, 14 | S | MOSFET | Source terminal connections of the n-channel MOSFET. Connect a low-ESR $10-\mu \mathrm{F}$ (up to $\mathrm{C}_{\text {LOAD }}$ ) capacitor from the S pins (Pins 8, 9, 13, and 14) to ground. Capacitors used at $\mathrm{V}_{\mathrm{S}}$ should be rated at 10 V or higher. |
| 10, 12 | CAP | Input | A low-ESR, stable dielectric, ceramic surface-mount capacitor connected from the CAP pins (Pins $10 \& 12$ ) to GND sets the $\mathrm{V}_{\mathrm{S}}$ slew rate and overall turn-on time of the SLG59M1655V. For additional information, please consult the $\mathrm{C}_{\text {SLEW }}$ typical performance characteristics on Page 5. Capacitors used at $\mathrm{C}_{\text {SLEW }}$ should be rated at 10 V or higher. |
| 11 | GND | GND | Ground connection. Connect this pin to the system's analog or power ground plane. |

## Ordering Information

| Part Number | Type | Production Flow |
| :---: | :---: | :---: |
| SLG59M1655V | STDFN 14L | Industrial, $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| SLG59M1655VTR | STDFN 14L (Tape and Reel) | Industrial, $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

An Ultra-small, $7.8 \mathrm{~m} \Omega, 9$ A, Single-channel Integrated Power Switch with Reverse-current Blocking

## Absolute Maximum Ratings

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Power Supply |  | -- | -- | 6 | V |
| $\mathrm{T}_{S}$ | Storage Temperature |  | -65 | -- | 150 | ${ }^{\circ} \mathrm{C}$ |
| ESD ${ }_{\text {HBM }}$ | ESD Protection | Human Body Model | 2000 | -- | -- | V |
| ESD ${ }_{\text {CDM }}$ | ESD Protection | Charged Device Model | 1000 | -- | -- | V |
| MSL | Moisture Sensitivity Level |  | 1 |  |  |  |
| $\theta_{\text {JA }}$ | Package Thermal Resistance, Junction-to-Ambient | $1 \mathrm{~mm} \times 3 \mathrm{~mm}$ 14L STDFN; Determined using 1 in $^{2}, 1.2$ oz. copper pads under VIN and VOUT on FR4 pcb material | -- | 71 | -- | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{W}_{\text {DIS }}$ | Package Power Dissipation |  | -- | -- | 1.2 | W |
| MOSFET $\mathrm{IDS}_{\text {CONT }}$ | Max Continuous Switch Current |  |  |  | 9 | A |
| MOSFET IDS ${ }_{\text {PK }}$ | Peak Current from Drain to Source | For no more than 10 continuous seconds out of every 100 seconds | -- | -- | 12 | A |

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted.

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Power Supply Voltage |  | 2.5 | -- | 5.5 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current, when OFF |  | -- | 0.1 | 1 | $\mu \mathrm{A}$ |
|  | Power Supply Current, when ON |  | -- | 50 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{RDS}_{\text {ON }}$ | ON Resistance | $\mathrm{T}_{\mathrm{A}} 25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{DS}}=0.1 \mathrm{~A}$ | -- | 7.8 | 10.5 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{T}_{\mathrm{A}} 70^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{DS}}=0.1 \mathrm{~A}$ | -- | 9.0 | 12.1 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{T}_{\mathrm{A}} 85^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{DS}}=0.1 \mathrm{~A}$ |  | 8.4 | 12.7 | $\mathrm{m} \Omega$ |
| $\begin{aligned} & \text { MOSFET } \\ & \text { IDS } \end{aligned}$ | Current from Drain to Source | Continuous | -- | -- | 9 | A |
| IDS ${ }_{\text {LKG }}$ | IDS Leakage (Reverse Blocking enabled) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=1.0 \mathrm{~V} \text { to } 5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}, \\ & \mathrm{ON}=\mathrm{LOW} \end{aligned}$ | -- | 0.5 | 5.0 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{D}}$ | Drain Voltage |  | 0.85 | -- | $\mathrm{V}_{\mathrm{DD}}$ | V |
| TON_Delay | ON Delay Time | $50 \%$ ON to $\mathrm{V}_{\mathrm{S}}$ Ramp Start, $\mathrm{R}_{\text {LOAD }}=20 \Omega, \mathrm{C}_{\text {LOAD }}=10 \mu \mathrm{~F},$ | -- | 270 | 500 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {Total_ON }}$ | Total Turn On Time | $50 \%$ ON to $90 \% \mathrm{~V}_{\text {S }}$ | Set by External $\mathrm{C}_{\text {SLEW }}{ }^{1}$ |  |  | ms |
|  |  | $\begin{aligned} & \text { Example: } \mathrm{C}_{\text {SLEW }}=4 \mathrm{nF}, \\ & \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{D}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{LOAD}}=20 \Omega, \\ & \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F} \end{aligned}$ | -- | 1.1 | -- | ms |
| $\mathrm{V}_{\mathrm{S}(\mathrm{SR})}$ | $\mathrm{V}_{\text {S }}$ Slew Rate | $10 \% \mathrm{~V}_{\mathrm{S}}$ to $90 \% \mathrm{~V}_{\text {S }}$ | Set by External $\mathrm{C}_{\text {SLEW }}{ }^{1}$ |  |  | $\mathrm{V} / \mathrm{ms}$ |
|  |  | $\begin{aligned} & \text { Example: } \mathrm{C}_{\text {SLEW }}=4 \mathrm{nF}, \\ & \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{D}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{LOAD}}=20 \Omega, \\ & \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F} \end{aligned}$ | -- | 6.0 | -- | V/ms |

An Ultra-small, $7.8 \mathrm{~m} \Omega$, 9 A, Single-channel Integrated Power Switch with Reverse-current Blocking

## Electrical Characteristics (continued)

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted.

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ToFF_Delay | OFF Delay Time | $50 \%$ ON to $V_{S}$ Fall Start, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{D}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{LOAD}}=20 \Omega$, no CLOAD | -- | 1.7 | 3 | $\mu \mathrm{s}$ |
| ON_V ${ }_{\text {IH }}$ | High Input Voltage on ON pin |  | 0.85 | -- | $V_{D D}$ | V |
| ON_V IL | Low Input Voltage on ON pin |  | -0.3 | 0 | 0.3 | V |
| $\mathrm{C}_{\text {LOAD }}$ | Output Load Capacitance | $\mathrm{C}_{\text {LOAD }}$ connected from S to GND | -- | -- | 1000 | $\mu \mathrm{F}$ |
| THERM $_{\text {ON }}$ | Thermal shutoff turn-on temperature |  | -- | 125 | -- | ${ }^{\circ} \mathrm{C}$ |
| THERM ${ }_{\text {OFF }}$ | Thermal shutoff turn-off temperature |  | -- | 100 | -- | ${ }^{\circ} \mathrm{C}$ |
| THERM ${ }_{\text {TIME }}$ | Thermal shutoff time |  | -- | -- | 1 | ms |
| Notes: |  |  |  |  |  |  |

$\mathrm{T}_{\text {ON_Delay }}, \mathrm{V}_{\mathrm{S}(\mathrm{SR})}$, and $\mathrm{T}_{\text {Total_ON }}$ Timing Details


Note: *Rise and Fall Times of the ON Signal are 100 ns

An Ultra-small, $7.8 \mathrm{~m} \Omega$, 9 A, Single-channel Integrated Power Switch with Reverse-current Blocking

Typical Performance Characteristics
RDS $_{\mathrm{ON}}$ vs. Temperature, $\mathrm{V}_{\mathrm{DD}}$, and $\mathrm{V}_{\mathrm{D}}$


An Ultra-small, $7.8 \mathrm{~m} \Omega$, 9 A, Single-channel Integrated Power Switch with Reverse-current Blocking
$\mathrm{T}_{\text {Total_ON }}$ vs. $\mathrm{C}_{\text {SLEW }}, \mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{D}}$, and Temperature

$\mathrm{V}_{\mathrm{S}(\mathrm{SR})}$ vs. $\mathrm{C}_{\mathrm{SLEW}}, \mathrm{V}_{\mathrm{DD}}$, and $\mathrm{V}_{\mathrm{D}}$


An Ultra-small, $7.8 \mathrm{~m} \Omega$, 9 A, Single-channel Integrated Power Switch with Reverse-current Blocking
$\mathrm{V}_{\mathrm{S}(\mathrm{SR})}$ vs. Temperature, $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{D}}$, and $\mathrm{C}_{\mathrm{SLE}}$ W


## SLG59M1655V Power-Up/Power-Down Sequence Considerations

To ensure glitch-free power-up under all conditions, apply $\mathrm{V}_{\mathrm{DD}}$ first, followed by $\mathrm{V}_{\mathrm{D}}$ after $\mathrm{V}_{\mathrm{DD}}$ exceeds 1 V . Then allow $\mathrm{V}_{\mathrm{D}}$ to reach $90 \%$ of its max value before toggling the ON pin from Low-to-High. Likewise, power-down in reverse order.

If $V_{D D}$ and $V_{D}$ need to be powered up simultaneously, glitching can be minimized by having a suitable load capacitor. A $10 \mu \mathrm{~F}$
$\mathrm{C}_{\text {LOAD }}$ will prevent glitches for rise times of $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{D}}$ less than 2 ms .
If the ON pin is toggled HIGH before $V_{D D}$ and $V_{D}$ have reached their steady-state values, the IPS timing parameters may differ from datasheet specifications.

The slew rate of output $\mathrm{V}_{\mathrm{S}}$ follows a linear ramp set by a capacitor connected to the CAP pin. A larger capacitor value at the CAP pin produces a slower ramp, reducing inrush current from capacitive loads.

## Power Dissipation

The junction temperature of the SLG59M1655V depends on different factors such as board layout, ambient temperature, and other environmental factors. The primary contributor to the increase in the junction temperature of the SLG59M1655V is the power dissipation of its power MOSFET. Its power dissipation and the junction temperature in nominal operating mode can be calculated using the following equations:

$$
\mathrm{PD}=\mathrm{RDS}_{\mathrm{ON}} \times \mathrm{I}_{\mathrm{DS}}{ }^{2}
$$

where:
PD = Power dissipation, in Watts (W)
RDS $_{\text {ON }}=$ Power MOSFET ON resistance, in Ohms ( $\Omega$ )
$\mathrm{I}_{\mathrm{DS}}=$ Output current, in Amps (A)
and

$$
T_{J}=P D \times \Theta_{J A}+T_{A}
$$

where:
$\mathrm{T}_{\mathrm{J}}=$ Junction temperature, in Celsius degrees ( ${ }^{\circ} \mathrm{C}$ )
$\Theta_{\mathrm{JA}}=$ Package thermal resistance, in Celsius degrees per Watt ( ${ }^{\circ} \mathrm{C} / \mathrm{W}$ )
$\mathrm{T}_{\mathrm{A}}=$ Ambient temperature, in Celsius degrees ( ${ }^{\circ} \mathrm{C}$ )
For more information on Dialog GreenFET3 integrated power switch features, please visit our Documents search page at our website and see App Note "AN-1068 GreenFET3 Integrated Power Switch Basics".

| An Ultra-small, $7.8 \mathrm{~m} \Omega$, 9 A, Single-channel Integrated Power Switch |
| :--- |
| with Reverse-current Blocking |

## Layout Guidelines:

1. The VDD pin needs a $0.1 \mu \mathrm{~F}$ and $10 \mu \mathrm{~F}$ external capacitors to smooth pulses from the power supply. Locate these capacitors as close as possible to the SLG59M1655V's PIN4.
2. Since the $D$ and $S$ pins dissipate most of the heat generated during high-load current operation, it is highly recommended to make power traces as short, direct, and wide as possible. A good practice is to make power traces with an absolute minimum widths of 15 mils $(0.381 \mathrm{~mm})$ per Ampere. A representative layout, shown in Figure 1, illustrates proper techniques for heat to transfer as efficiently as possible out of the device;
3. To minimize the effects of parasitic trace inductance on normal operation, it is recommended to connect input $\mathrm{C}_{\mathrm{IN}}$ and output $C_{\text {LOAD }}$ low-ESR capacitors as close as possible to the SLG59M1655V's D and S pins;
4. The GND pin should be connected to system analog or power ground plane.

## SLG59M1655V Evaluation Board:

A GFET3 Evaluation Board for SLG59M1655V is designed according to the statements above and is illustrated on Figure 1. Please note that evaluation board has D_Sense and S_Sense pads. They cannot carry high currents and dedicated only for RDS $_{\mathrm{ON}}$ evaluation.

Please solder your SLG59M1655V here


Figure 1. SLG59M1655V Evaluation Board.

An Ultra-small, $7.8 \mathrm{~m} \Omega$, 9 A, Single-channel Integrated Power Switch with Reverse-current Blocking


Figure 2. SLG59M1655V Evaluation Board Connection Circuit.

An Ultra-small, $7.8 \mathrm{~m} \Omega$, 9 A, Single-channel Integrated Power Switch with Reverse-current Blocking

## Basic Test Setup and Connections



Figure 3. Typical connections for GFET3 Evaluation.

## EVB Configuration

1.Connect oscilloscope probes to D1/VIN, D2, S1/VO1, S1/VO2, ON1, ON2 etc.;
2.Turn on Power Supply 1 and set desired $\mathrm{V}_{\mathrm{DD}}$ from 2.5 V ... 5.5 V range;
3.Turn on Power Supply 2 and set desired $\mathrm{V}_{\mathrm{D}}$ from 0.85 V ... 5.5 V range;
4. Toggle the ON signal High or Low to observe SLG59M1655V operation.


PP - Part ID Field
DD- Date Code Field ${ }^{1}$
L - Lot Traceability Code Field ${ }^{1}$
Note 1: Each character in code field can be alphanumeric A-Z and 0-9

An Ultra-small, $7.8 \mathrm{~m} \Omega$, 9 A, Single-channel Integrated Power Switch with Reverse-current Blocking

Package Drawing and Dimensions
14 Lead STDFN Package $1 \mathrm{~mm} \times 3 \mathrm{~mm}$ (Fused Lead)


Top View


BTM View


## SIDE View

Unit: mm

| Symbol | Min | Nom. | Max | Symbol | Min | Nom. | Max |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 0.50 | 0.55 | 0.60 | D | 2.95 | 3.00 | 3.05 |
| A1 | 0.005 | - | 0.050 | E | 0.95 | 1.00 | 1.05 |
| A2 | 0.10 | 0.15 | 0.20 | L | 0.35 | 0.40 | 0.45 |
| b | 0.13 | 0.18 | 0.23 | L1 | 0.20 | 0.25 | 0.30 |
| e | 0.40 BSC |  |  | L2 | 0.06 | 0.11 | 0.16 |

An Ultra-small, $7.8 \mathrm{~m} \Omega$, 9 A, Single-channel Integrated Power Switch with Reverse-current Blocking

## Recommended Land Pattern and PCB Layout



Note: All dimensions are in micrometers ( $\mu \mathrm{m}$ )

An Ultra-small, $7.8 \mathrm{~m} \Omega$, 9 A, Single-channel Integrated Power Switch with Reverse-current Blocking

Tape and Reel Specifications

| Package Type | \# of Pins | $\begin{gathered} \text { Nominal } \\ \text { Package Size } \\ {[\mathrm{mm}]} \end{gathered}$ | Max Units |  |  <br> Hub Size [mm] | Leader (min) |  | Trailer (min) |  | Tape <br> Width [mm] | Part <br> Pitch <br> [mm] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | per Reel | per Box |  | Pockets | Length [mm] | Pockets | Length [mm] |  |  |
| $\begin{gathered} \text { STDFN } \\ 14 \mathrm{~L} \\ 1 \times 3 \mathrm{~mm} \\ 0.4 \mathrm{P} \mathrm{FC} \end{gathered}$ | 14 | $1 \times 3 \times 0.55 \mathrm{~mm}$ | 3000 | 3000 | 178/60 | 100 | 400 | 100 | 400 | 8 | 4 |

## Carrier Tape Drawing and Dimensions

| Package Type | PocketBTM <br> Length | $\begin{aligned} & \text { Pocket BTM } \\ & \text { Width } \end{aligned}$ | Pocket Depth | Index Hole Pitch | Pocket Pitch | Index Hole Diameter | Index Hole to Tape Edge | Index Hole to Pocket Center | Tape Width |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A0 | B0 | K0 | P0 | P1 | D0 | E | F | W |
| $\begin{array}{\|c\|} \hline \text { STDFN 14L } \\ 1 \times 3 \mathrm{~mm} 0.4 \mathrm{P} \\ \text { FC } \end{array}$ | 1.15 | 3.15 | 0.7 | 4 | 4 | 1.5 | 1.75 | 3.5 | 8 |



## Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of $1.65 \mathrm{~mm}^{3}$ (nominal). More information can be found at www.jedec.org.

An Ultra-small, $7.8 \mathrm{~m} \Omega$, 9 A, Single-channel Integrated Power Switch with Reverse-current Blocking

Revision History

| Date | Version | Change |
| :---: | :---: | :--- |
| $10 / 12 / 2018$ | 1.03 | llarified Pin Names <br> Updated style and formatting <br> Added Layout Guidelines |
| $1 / 20 / 2016$ | 1.02 | Updated IDD values |
| $1 / 14 / 2016$ | 1.01 | Updated Title, General Description, and Features <br> Updated Pin Descriptions <br> Updated text for clarity |
| $10 / 7 / 2015$ | 1.00 | Production Release |
| $10 / 6 / 2015$ | 0.50 | Preliminary Release |
| $10 / 6 / 2015$ | 0.10 | Advanced Release |

