


#### **ISSUE 1: FILTER Cell does not Filter Out Repetitive Glitches**

#### **Functional Block Affected: FILTER**

#### **Description:**

If the FILTER cell's input signal contains multiple consecutive pulses within short time intervals, the FILTER cell may not filter the input pulses as expected. The errant behavior applies only to repeated input pulses and depends on both their frequency and duty cycle.



Channel 1 (yellow/top line) – PIN#4 (IN) Channel 2 (light blue/2nd line) – PIN#10 (OUT) Channel 3 (magenta /3rd line) – PIN#12 (DFF)



#### **Errata Sheet**

#### **SLG46585**



1. Period is 60ns. Pulse width is 10ns DC=16.7% (Correct functionality)

2. Period is 60ns. Pulse width is 20ns DC = 33.3% (Incorrect functionality)





#### **Errata Sheet**

## **SLG46585**



3. Period is 60ns. Pulse width is 30ns DC=50% (Incorrect functionality)

4. Period is 60ns. Pulse width is 40ns DC=66.67% (Correct functionality)





Currently, there is no workaround for this issue. The FILTER block correctly filters isolated glitches, but it shouldn't be used to filter repetitive, high frequency input signals.


#### ISSUE 2: Incorrect I<sup>2</sup>C Reads of the 8-bit Counter Registers Functional Blocks Affected: CNT2/DLY2 and CNT4/DLY4

#### Description:

Asynchronous interaction between the CNT/DLY clock input and the I<sup>2</sup>C latch signal (generated by an I<sup>2</sup>C read command of the CNT/DLY block's count value) can result in an incorrect I<sup>2</sup>C data read. The CNT/DLY block will count accurately, but the count value transferred into the block's I<sup>2</sup>C read register might be loaded incompletely if the I<sup>2</sup>C latch signal and the clock input occur at about the same time.

The example data capture below shows ten periodic  $I^2C$  reads of CNT2/DLY2 configured to count down at about 16 clocks per read. The sixth read sample erroneously shows a value greater than that of the fifth. The seventh sample reads as if the previous I2C error never occurred - the difference from the fifth sample (176) to the seventh (143) is 33 clocks or 16 clocks + 17 clocks as expected.

Channel 1 (yellow/top line) – PIN#2 (CNT2/DLY2 Out) Channel 2 (light blue/2nd line) – PIN#1 (I2C Read Triggers) Channel 3 (magenta /3rd line) – PIN#8 (I2C SCL) Channel 3 (dark blue /4th line) – PIN#9 (I2C SDA)



#### Workaround:

If the possibility of incorrect I<sup>2</sup>C data reads can't be accommodated for by external software checks, one can guarantee proper operation by stopping the CNT/DLY block's clock during I<sup>2</sup>C reads through one of the following methods: by disabling the oscillator block, by reconfiguring the CNT/DLY block's clock source, or by gating an external clock using a LUT (Look-up Table) in the signal matrix. After disabling the CNT/DLY block's clock, the count registers can be read without error. Please note that this workaround will add the I<sup>2</sup>C read and processing time to the counter's overall clock period.

The best workaround depends on the resource constraints of the application. If the oscillator block doesn't clock other logic elements within the design, a matrix output can be used to manually power down the oscillators for the I<sup>2</sup>C read. When the CNT/DLY block's clock source is routed internally from the oscillator block, I<sup>2</sup>C commands can temporarily reconfigure the CNT/DLY block's clock source registers to select "Ext. CLK. (From Matrix)." This action will disable the clock by connecting it to ground. If the CNT/DLY block is clocked from the signal matrix, a LUT can be used to gate the clock during an I<sup>2</sup>C read.







# **ISSUE 3: Inaccurate Data Transfer between the RTC's Shadow Buffer and the RTC's Counter Registers**

#### **Functional Block Affected: RTC**

#### **Description:**

The SLG46585's I<sup>2</sup>C feature uses an internal shadow buffer to read from and write to the RTC's count registers. The data transfer between the count registers and the shadow buffer can be triggered through either the RTC block's Sync input or I<sup>2</sup>C.

Issue 2 describes an issue related to asynchronously clocking and latching data for I<sup>2</sup>C reading in various CNT/DLY blocks. Similar behavior affects the RTC block. When triggered by an I<sup>2</sup>C read, the data transfer from the counter registers to the shadow buffer will produce the correct results, but when the I<sup>2</sup>C block is used to write data to the counter registers or when the Sync input triggers the data transfer, a simultaneous rising edge of the Clock input might corrupt the data in the middle of a transfer.

#### Workaround:

As described in Issue 2, one can guarantee proper operation with I<sup>2</sup>C by disabling the clock of the RTC block during I<sup>2</sup>C reads and writes. This can be done by disabling the oscillator clocking the RTC or by gating the matrix clock using a LUT.

Alternatively, if the Sync input is used, one can synchronize the Clock and Sync inputs using a DFF as shown below. This method requires the RTC's Sync input to have an active high pulse width that exceeds 1.5 times the period of the Clock input.



# ISSUE 4: Invalid I<sup>2</sup>C Data Return for Initial "Current Address Read" or "Sequential Read" after an I<sup>2</sup>C Write


#### **Functional Block Affected: I<sup>2</sup>C**

#### **Description:**

The first "Current Address Read" or "Sequential Read" command following an I<sup>2</sup>C "Byte Write" or a "Sequential Write" command will produce incorrect data. Additional read commands will return the expected data. See the waveform below for more information.

Channel 1 (yellow/top line) – PIN#8 (SCL) Channel 2 (light blue/2nd line) – PIN#9 (SDA) Channel 3 (magenta /3rd line) – I2C Software Trigger Note: In the GreenPAK test design, Addr<91> and Addr<92> expect FE and 80 respectively.





#### Workaround:

If possible, use the "Random Read" command as described in the datasheet for SLG46585. This command will output the correct data.

If you expect consecutive reads of the same register, we recommend sending a "Random Read" command to the register preceding the register of interest. After the "Random Read" command finishes, the chip's register pointer will increment to the desired register and the following "Current Address Read" or "Sequential Read" commands will produce the correct data. Note that the "Current Address Read" and "Sequential Read" commands don't increment the GreenPAK's register pointer.

# ISSUE 5: DC\_VOUT glitch during powerup if DC/DC ON/OFF is enabled when the maximum DC\_VOUT to DC\_VIN duty cycle ratio is exceeded. Applies only to DC\_VOUT selections 2.5V, 3.0V and 3.3V

#### Functional Block Affected: DC/DC Step Down Converter

#### Description:

The maximum DC\_VOUT to DC\_VIN duty cycle ratio is 80% for fsw=1.5MHz and 75% for fsw=2MHz (See Table 20 in Datasheet section 5.11 parameter *Maximum Duty Cycle*). This voltage glitch issue only occurs if the DC\_VOUT to DC\_VIN ratio exceeds this maximum, meaning DC\_VIN does not have enough headroom above DC\_VOUT.

For DC\_VOUT selections 1.2V, 1.5V and 1.8V, the UVLO can block the ON/OFF signal from enabling the DC/DC Buck Converter until DC\_VIN is greater than 2.3V. However, for selections 2.5V, 3.0V and 3.3V, which are greater than the UVLO threshold, there is no protection against enabling the DC/DC while the DC\_VIN does not satisfy the Maximum Duty Cycle ratio specified above.

This glitch can be seen in an application where there is a slow DC\_VIN/VDD ramp and the DC/DC's enable signal is tied to DC\_VIN/VDD, as shown in the example capture below.


The example capture below shows DC\_VIN/VDD ramping from 0V to 5.5V at 1V/ms. The output voltage is set to 3.3V.

Channel 1 (blue/top line) – PIN#14/PIN#16 (DC\_VIN/VDD) Channel 2 (red/2nd line) – PIN#10 (DC\_VOSNS)

#### **Errata Sheet**




## SLG46585



#### Workaround:

Use an ACMP to detect when DC\_VIN is greater than DC\_VOUT divided by Maximum Duty Cycle, and then AND the ACMP output with the ON/OFF signal.



#### ISSUE 6: ACMP additional IN- leakage current Functional Blocks Affected: ACMP, PIN

#### Description:

The SLG46585 has an additional leakage current through the PIN connected to the ACMP IN- input when all of the ACMPs are powered down. Typically, leakage through the PIN connected to IN- is much less than 1  $\mu$ A. But when the ACMP is powered down and voltage is applied to the PIN, the leakage current may grow up to several  $\mu$ A (depending on the VDD and voltage applied).

#### Workaround:

Currently there is no workaround for this issue.



#### Disclaimer

Information in this document is believed to be accurate and reliable. However, Dialog Semiconductor does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information. Dialog Semiconductor furthermore takes no responsibility whatsoever for the content in this document if provided by any information source outside of Dialog Semiconductor.

Dialog Semiconductor reserves the right to change without notice the information published in this document, including without limitation the specification and design of the related semiconductor products, software and applications.

Applications, software, and semiconductor products described in this document are for illustrative purposes only. Dialog Semiconductor makes no representation or warranty that such applications, software and semiconductor products will be suitable for the specified use without further testing or modification. Unless otherwise agreed in writing, such testing or modification is the sole responsibility of the customer and Dialog Semiconductor excludes all liability in this respect.

Customer notes that nothing in this document may be construed as a license for customer to use the Dialog Semi-conductor products, software and applications referred to in this document. Such license must be separately sought by customer with Dialog Semiconductor.

All use of Dialog Semiconductor products, software and applications referred to in this document are subject to Dialog Semiconductor's Standard Terms and Conditions of Sale, available on the company website (www.dialog-semiconductor.com) unless otherwise stated.

Dialog and the Dialog logo are trademarks of Dialog Semiconductor plc or its subsidiaries. All other product or service names are the property of their respective owners.

© 2018 Dialog Semiconductor. All rights reserved.

#### **RoHS Compliance**

Dialog Semiconductor's suppliers certify that its products are in compliance with the requirements of Directive 2011/65/EU of the European Parliament on the restriction of the use of certain hazardous substances in electrical and electronic equipment. RoHS certificates from our suppliers are available on request.

#### **Contacting Dialog Semiconductor**

#### United Kingdom (Headquarters)

Dialog Semiconductor (UK) LTD Phone: +44 1793 757700

#### Germany

Dialog Semiconductor GmbH Phone: +49 7021 805-0

The Netherlands Dialog Semiconductor B.V. Phone: +31 73 640 8822

Email: enquiry@diasemi.com North America

Dialog Semiconductor Inc. Phone: +1 408 845 8500

#### Japan Dialog Semiconductor K. K.

Phone: +81 3 5769 5100

Dialog Semiconductor Taiwan Phone: +886 281 786 222

Web site: www.dialog-semiconductor.com Hong Kong

Dialog Semiconductor Hong Kong Phone: +852 2607 4271

Korea Dialog Semiconductor Korea Phone: +82 2 3469 8200 China (Shenzhen) Dialog Semiconductor China Phone: +86 755 2981 3669

China (Shanghai)

Dialog Semiconductor China Phone: +86 21 5424 9058

**Revision 0.12** 

12-Apr-2019